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TRODUCTION 
A detailed evaluation of past space flight performance 
and a thorough analysis of future planned mla3ion8, parti- 
cularly those involvfng long-duration and/or deep-space, 
conclusively confirms the need f o r  an on-line, In-flight 
test capability, Safety and reliability considerations 
dictate that thia capability be in real-time, aa slgni- 
flcant transmission delays cannot be tolerated, An On- 
Board Checkout System satisfles these requfremente and, 
in addition, provides the means for an integrated factory 
through mltssion test capability wtlth substantial Smprove- 
merits in cost, reliability, flight welght, System down- 
time is decreased, resulting in a savflng of factory-through- 
launch process time, Requirements f o r  the Gpecific Onr13oard 
Checkout System developed under contract HASg-4899 were 
derived from detailed analyses of the Apollo Command and 
Service Module and the Lunar Module, A second contract, 
NASg-6630 (Prototype DfgZtal Tewt Set) provided for the 
development of' a ground version OCS that Incorporated approxi -  
mately 80% of the OCS circuitry capabilltien, 
This report documents the results of the design, develop- 
Thfa 
ment, fabrication and test of' a Pl.ighf; Packaged On-Board 
Checkout Set ( O C S ) >  a third contract in the OCS program. 
contract, NASg-8000 extenda the D i g i t a l  Tes'c S e t  into flight 
packaged electronics while incorporating r e c m e n d a t f t o n s  from 
previous contracts along with modiflcatfons and additlonu to 
address changing requlrementn, 
There were four  area8 requiring aignlficant development 
identified at the start of' the contract. These were: A 
comprehensive s e t  of' interactive airborne computer programs, 
an a i rbo rne  alphanumeric dLrJplay device, large scale airborne 
computero and an on-board maintainable airborne cackagilng 
concept, These were resolved by a "Near Engliah t e a t  comunlty 
language called "TOOL", a four by f o u r  Inch 252 character 
plasma diaplay, an I M  4 Pi-EP Spaceborne computer and a 
packaging concept allowing the functional module to be eastly 
removed or placed on the spacecraft wall v l a  8. cam latching 
apparatua, 
Section I1 of thio r e p o r t  contains a description of the 
system developed and detalled developmental results, 
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Section 1x1 contains an evaluation of the OCS wfth 
reapect to the OCS/(Stabflizatlon and Control System) im'ce- 
gration taak, T M s  tarjk w 8 ~  a e t  up to provfde p 
data on the OCS when used to checkout an op rational Apollo 
sub sy a tern , 
Sectfon IV contains recommendattons for &reas of' change 
and weas of study which ahould be consfdered in any follow- 
on sffort, 
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IT, SYSTEM DESCRIPTION AND DEVELOPNEWI"I'L Rl3SULTS 
5.38 
237.5 
647 
Xniltial design requirem n t s  wer@ based on p o w w  Caon8i- 
tlon5ng and data oontrol fun tionrs belng contained wZthin $he 
user function module, A l a t e r  trade off of paokaglng/mln- 
tarinability detsrmlned that the power oonditioning an8 data 
oontrol funotlon should 'be paakaged separataly whioh requizbed 
addJltlona1 physical rsiz 
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- Providllng the nec 
sm?y 
to initiate, monitor, control the 
system operation, The CADU has a dfreet corn 
and does not utlliz the data buse The CADU contains an 
alpha numbetric keyboard, a raphfc/alghanwneric gl 
d i s p l a y ,  8 computer contml ecl microfilm operator 
book" display,  function but o m  for syutern control and. a 
Bet of ngistem status indicators, 
11 
Data Znteroharae and - ProvXding 
the interfaus conversfon, l o g i o  to 
accomplilrh datu fnt 
QCS unitrJ and. external d a t a  interfaces, provfding control 
of power wXthin the  OCS, and controlling CABU fndfoators 
to provlds d i s p l a y  of system s t a t u  
- A programmable function 
gene e and. current outputs to 
the analog stimulus bus of the system, The SQU output is 
floating auch that its ground La controlled by the unit 
under test, 
Stimulus Swltching Unft (SSU) A program-controlled 
signal-switching device used to route analog stimuli from 
the SQU, internally-generated discrete voltages, and paral le l  
digital signals t o  a e l e a t e d  test points of units under 
test, The SSU contains rsp u fa l  circuitry to detect Improper 
swltch operation in order to protect agatlnst improper 
appllcation of stimulus. 
Measurement Unit (MU) - A programmable analog signal 
conditioner and analog-to-digital aignal converter, convert- 
ing analog eleatlaical ~ignala recelvad on the msaaurement 
busass to a digital fomnat for interpretation by the ADC. 
The MU has a high impedanoe differ ntial input which is 
electrlaallg isolated such that it   assume^ the ground po- 
tential of the unit under t e s t ,  
- A program-controlled 
analog measupementa 
er test to the analog 
meamrement busses of the system, The MSU contains high 
speed precision soJM state sw3itchas for physical size 
reduction and high raliabilfty, 
Prov the 28 
VDC prime power bus and providing a redundant d i g i t a l  data 
oommand and response bu~l  for handling t he  da'ca interahange 
between the local and resmote portions of the system, ThLs 
4 wire twisted pair biphase data bus system ellminates the 
weight of spacecraft wila3.rmg cable bundles, 
c. 
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The system has two 'basic power states, Standby and 
Operating, In the Sta @P is applied on1 
those circuits of the Df Itor for a condi 
requiring transitlon e; atate and to any 
CADU indicator lampa t Bt be on to indlbcate 
statua, In the Operat ate the computer 4s o 
other functional unit e OCIS are energlzed as required 
by the furictilons to b rmed. ThPB provides a consi- 
derable saving in average syatem power consumption and an 
increased system lffstlm, 
Another feature of' the OCS PIJ i t s  abillty to incor- 
porate bo th  centralized and built in test ooncepta, Thfa is 
p o s s i b l e  through the use o the data bua, The block  diagram 
of the OCS as shown is the centralezed approach with common 
stimulua and measurement equipment, However, built In te0t 
articles can be attached t o  the data bus and programmed in 
the same manner as the centralized equipment, 
For purposes of system dfscuasion the OCS unita are 
grouped into Loca l  and Remote categories, The Local group 
3 . ~  made up of the ADC, CADU, and DIACU,  ThIB group has 8 
fixed structure, whereas the Remote groups may be structured 
to include any combfnatlon of S c ) U t s ,  3SU1s, MU'S and MSUts 
to a maximum of thirty units, The OCS development unit, 
however, contain8 only one of each of the four types of 
remote units. 
Both the CADU and the D I A C U  fnterf'ace with the Input/ 
Output channel of the complxter, the CADU servlng as the in te r -  
face between the computer and the human operator and the 
DIACU serving as the interface between the computer and the 
units of the remote groupe Th DIACU a l s o  handles the data 
interchange between the OC$ and external data interfaces 
such as spacecraft PCM data, spacecraft time, and spaoecraft- 
to-ground and ground-to-sg cecraft communication linka, 
A l l  of the units in the remote group are connected to 
the DIACU through a redundant u e t  of fndependent digital 
transmission systems, eltherp of wMch Is capable of handling 
the data interchange between t he  local and remote portions 
of the system by itself, aeh of the transmission systems 
consists of a Program ~ a t a  Bus (fo;? conveying cornpuler 
commandls from the DfACU to tho remote units) and 8 respona 
ta bus (for conveying m surenient dbta  and status fnfor- 
tion from the remote un IJ to the DXACU for acce~s by th 
C), All units of the remote group receive and transmZt 
sinewave data over the transmission systems thro 
g,  and data control provisions cont 
onlng and Data Control Modules 
the interface between 
power bus, The power 
conditioners contained In these modules are urned on m d  off 
ively by computer commands, via the; go 
t r y  in the DXACU, 
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The OCS software consists of fou r  computers program systems 
Spaceborne Executive Control System (SECS) T 
Onboard Language (TOOL), Pesfpheral Interchan 
(PIP) , and Program Preparation System (PP 
executive control system f o r  the OCS soft e ,  ~ r o ~ i d i ~ ~  
program supervision and scheduling, i n t e r  t control, m d  
utility ~~rvices. The TOO& sys%srrt 
f o r  tent execution and rsll~ows the t 
revfew teetgl from the Control and DI 
software syertgm usad to i n  
ith the QCS computer, Th 
upporting computer, es Con 
or 160 c? di i t a1  computers The PBS is executed on an IEavl 
ayetem 360- 5 computer and is used in the preparatio 
ocs compute programs, The PP$ csnalsts mostly of I 
supplied programs, 
The OCS hap, three basfc modes of operation: Select, 
Translate, and Execute, In the Select mode,.the operator 
selects a test sequence and the operation t o  be performed 
an it, He may, if the irJequence I s  not contafned in the pro- 
cedure f i l e  in computer memoryp e ect to write that s~guence, 
I f  that selected sequence Is In th f i l e ,  he may elect to 
review It by displaying Its struc u.re and parameters on the 
C A N  display, These write and review operations are! accomp- 
lirshed in the Translate mode. The operator may elect to 
execute a selected sequencs in any one of a number of ways 
provided by the TOOL test sxecution capabilities, Jn the 
Execute mode the order and nature of computer commands to 
OCS remote units, computer evaluation of data, and CADU 
dlsplays depends upon "teati ment" data in a "test sequence 
data list" in computer memo 
a speclflc operation such a awftch cl.oaure, 8 stlmuluts 
generation, a rneasurement ct rs10n9 a comparison of measure- 
ment data with pre-established limits, 8 dlspZery of resultBd 
sequences concurrently, 
Each test element spsciffes 
etc, The OCS has the capability f o r  executing roup  tatst 
To Illustrate th r a t ion  of the system we 
m y  follow a simple t f rom Inception through 
execution, 
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Assme flrst that the operator desires to perfom a 
nd measurfng the equipment's 
t e a t  on a p i  ce of equipment that fnvolves applying 
ewponse to that stimulus at anot r teat point, AB 
Is0 that there is no ~ u A ~ ~ b ~ @  te sequence f o r  thi 
peciffc measurewnt stored in computer emosy, Asaume 
further that the OCS is in the Standby 
The operestor P l r  BBH pushbutton 
on the CADU, This ao -up" circuitry fln the DIACU, 
ausing At to signal me on and start proceasfng, 
ow in the "Operating ADG interrogates the DIACU 
t o  determfne what cau transition, Recognizing 
that the operator has requested the system, the ADC slgnale 
the DIACU to turn on the CADU, Tne ALERT indicator on the 
CADU comes on, ind9cating to the operator that the system I s  
ready to accept his commands, 
This causes the DIACU to signal the ADC that system status 
has ehanged, The ADC then interrogates a status register 
in the DIACU to determine what hars happened, Finding that 
a CADU pushbutton has been pressed, the ADC then interrogates 
a register in the CADU to find that SELECT has beern pressed. 
It then commands the Microdata Assembly (a microfilm pro- 
Jection device in the CADU) to select and project a fllm 
frame containing test instructions to the operator. These 
instructions are called "Cuea" .  They provide the operator 
with a list of elective operation& and instructions for t he i r  
initiation, 
Next the operator p ~ e 8 ~ e ~  th  SEZECT button on the CAMJ, 
In acoordance with the cue presented on the Microdata 
Assembly (MA) ,  the operator enter8 a aeguence name via the 
CADU keyboard, Thiies entry is displayed back ko him on the 
Alphanumeric Display Unit (ADU) contained on the CADU d f s -  
play panel, Also, another cue 1s presented an the MA. This 
cue tells the operator that he harj selected sequence t-hat 
is not contained in the p r ~ ~ d u r e  fZJe and infomns hlm of 
the f'irat operation neoessary to write the segusne 
operator then proceeds 60 write the des ired sequen 
entering test element 238meP) and modiffera on the keyboard, 
In this process he f a  cued contlnuously by the PIA and 
cheokq his entries with t AD'U dlLspl The keyboard 
entriea tare translated by the TOOL software i n to  data An 
the test data list, 
A t  any time 
the opera tor  may 
in the  p r o c e ~ s  of writerag the test  B 
e l e c t  t o  review and e d i t  e t ,  
Once complet 
araing eithe; 
rd, The p r  
of test execution i s  w l  i on  of the  display element, 
Only specially Ass%gmt roe executed in a continu- 
ous rn# wh reas a l l  d1 ecuted in ta B gmsnted run, 
Suppose t ha t  the operator  has construoted a se uencc3 of 
the tes t  elements "Begh",  "Comect"8 "Stlmulate"p 
"D1 splay " and "En6 '' When r a t o r  presses one of the 
RUN but tons t h e  TOOL softwar e8 the  test  se uence data 
l i s t  f o r  the selected test  1 DC rnmorlg and %egins" 
the interpretive axecu.t;ior? pPocesar Blrst t h s  SSU i s  
commanded t o  connect the stfmulua bus from the SGU t o  the 
assigned t es t  polnt, Then the SGU is a seriers of 
cornmanas t o  supply the sel 
bus, The MSU i s  then d i re  
measurement eest point t o  measurement bus, Next the 
llrs s e t  up t o  convert  the spec i f i ed  type of measurement t o  
big?ltatl data, Upon complelxl.on of the measurement conv@ralon, 
the  MD signala "Data Ready" t o  t he  ADC, 
the  MU t o  transmit the data to it v l a  the! DIACU, f o m t s  
the data for dlsp lay ,  and commands the CADU t o  diaplay the  
tes t  result, Another press of one of the RUN but tons ends 
t h i s  tes t  sequence executionr 
The AD@ then commands 
The next subsect ions of  t h l a  r e p o r t  document d e t a i l e d  
developmental r e s u l t s  on each OCS unl.I;, 
$1 
ced AIR FORCE 
ion, ( A I R  FORCE 
8 the computer 
roblerns are fora- 
The 4 PI/EP is a high per fomnce!  digital computer de- 
f o r  spaceborne applications requfring real-time 
Ing of large volume8 of data, Borne OS i t s  general 
oharacteristics are given below8 
72 basic 1nstructAons 
basic oycle time of 4-17 nanoseconds 
storage cycle tlme of 2.5 mlcroseconds 
addltion time! of 2.1 microseconds 
multiply time of 9.2 microseconds 
division time of 20.0 mlcrossconds 
instruction word le th - 16 or 32 bits 
organ%zatl.on - parallel fixed point, 2 f a  
complement notation 
memory size - 16H by 36-bAt expandable 
1 3 1 K  
data word length - 2 1 01" 32 bits 
J )  
The unit 1s housed ln a rectangular case 19.5 lnches 
by 24,5 inches by 9.25 fnchss, Excep in the power 
area, there are two layer8 of hardwar one acceslFs3.b 
a front cover and the 0th 3p accealsllbl from a rear cover, 
The external connector fntetrf on the front of 
the power supply area (See Fi 
clrculat3.on of chi1 
late system, As d 
~ p ~ o ~ ~ m ~ ~ @ l y  94 PO 
As noted abOV@?.P the basic 4 P1/EP contains a memory 
These 36 bits are 4 8-bit capabtllty of 1 6 K  by 36-bits, 
tes plus an associated parity b i t ,  The m 
fng ayastem i s  setup f o r  expansion to 13l .K ~a~~~~~ 
wfthln the case size identified, a memory size of 
24K I s  maximum. The OCS unit  harj a 24K m 
This computer operatea on 1-28 TaDC and requfres an 
of 14 amperes operating and less than 1 amp 
28 VDC input bus, 
the computer t o  Inunediately store rating conditions 
and shutdown. Return of n o m 1  in ltage w i l l  allow 
the operator to r e a w e  operations the c a m  of OCS, 
allow the next wak -up functlon to operate correctly, 
. It has a aelf-contained voltage sensor f o r  rnonitar- 
An out-of-limfts condition causes 
Loglc hardware 9s ZBM spec i f ied  TTL built primarily 
by Texas Instruments, Ince, and thus f a  dfreotly compatible 
with the OCS hardware selection, Memory planea are mlli- 
tarfzed system/360 depligns, The Read Only Store (ROS) 
memory module contains the machlne instructlon repertolire 
which is hardwired in at t i m e  of assembly. That is, to 
change fnatructfons, it fs necessary t o  make a new ROS 
module. The machine language la System/360 compatible 
and thus 4 Pi/EP programs can be atsombled and verified 
on System/360 computers, 
The I / O  is a l a o  Syatem/36O compatibl , Thus a 4 Pl/EP 
can be connected to System/36O perlpherals In a ground-based 
installation. The I/O is B single multiplexer channel, is 
8-bft byte oriented and has four modes of operation: Multi- 
plex, burst, lockout and direct linput/outout, In the multi- 
plex mode, each controller (maximum of eight) on the channel 
is allowed to tranafer one:byte of data (either wag) if' it 
wants to do sot otherwise it is bypassed and the next one 
In sequence may do so, Thus priority of external controllers 
l is detemnined by their location on the charnel, If a hfgher 
order controller has a request pending I t  will be serviced 
as Boon as the channel fs relinquished by the current user. 
Thus there I s  very little delay fn mirvfclng any controller 
on the channel, 
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the channel 
programs or 
only t l s d  up durolng 
rs. Such ogerpet- 
Lockout mode 
fed up, In 
bath multiplex and bur 
the ac%;ual byte transf 
eane of transferring 
ce and the CPU directly 
hln a lso  tl 
Although each Lndlrridual syst m incorporating a ~PZ/EP 
analyzed to obtain I t s  apeclfic data transfer 
ociated CPU lnterference tJ lmes,  typlcal values 
Mode Data Rate CPU Interference -scI 
Mu1 tiplex 
Max. Multiplex 
Max. Burst 
High Speed 
As atated aboved the 4 P l  EP also has 8 priority Inter* 
m p t  system. This contains k interrupt levels. Each level 
may be individually masks8 by a machine program thus allow- 
ing OT not allowing external Interrupts as desired. As will 
be noted later the OCS only uses three external interrupts; 
DIACU, SQU and MU, 
The 4Pi/EP has been In operation for about 2800 hours 
and has experienced two fallures, Failure? one was a flat 
pack AND/OR gate  at about 1000 hours operation. 
two W ~ B  a marginal sense amplifier in the read only store. 
The 4Pi/EP is compatible (lnstruotlon repertoire) with 
the IBM 360 system, 
t o  be written with the use of the 360 a m  mbly language and 
assembled on the 360 hardware, 
Fallure 
This compatibility allowed a l l  software 
e 4Pi/EP fnst 
atfble wLth t 
roepertolre as stated previously 
Since the 360 ia basloally 
business data proc the reperkolra has 
ters 88 they are used in 
hortcomlngn f o r  8 ication, Specifically, 
the 16 general pur 
the 360 do not a l l  
Zn core memory nvolving a s5ngXe r&;location 
real tilme program relocatton 
n the CDC 6000 series machine 
The 4Pf/EP has 6 prioz.Itg f n t  r m p t a ,  Thie 
ehould be expanded t o  a min%mum of 16, T h i s  woul 
r b a d  of a o f t  d€3CQdlng of  t h  
o t h e r  aet of ins t rwct ions  which would bette 
1 time probl m Is a get of s t a c k  manlpulati 
This  woulU a l low gu s t acks I  and XSsts t o  
ipanlated without e x t  
The 4Pi/EP a r a h l t e c t w e  contifllns a ''WAIT" s t a t e  which 
was u t l l i z e d  by the OCS, The WAIT s t a t e  uaes minimal computer 
power which i s  about 125 a t t s  less than f u l l y  computtfmg, 
This  has proven t o  be an xcellent f e a t u r e  and reduced the  
avergge OCS power consumgtlon, 
The 4Pi/EP mul t ip l sxs r  Input/Outgut channel is also 360 
compatible, The channel ea basically for devfcea whlah 
t r a n s f e r  b u r s t s  of data geriodical13, Thie alngle chaxllzel 
poses problems f o r  t h e  OCS when the single channel decom 
is runnlng concurrent ly  wi th  o t h e r  OCS a c t i v i t i e s  such ars 
plasma d i sp lay  e t c ,  I n  order t o  relleve t h i s  problem the  
EP must be a e t  up t o  handle multiple 110 channels including 
a selector channel, 
The EP conta lns  i n  A t e  r e p e r t o i r e  a se t  of DIAGNOSE 
Imtrua t lonswhlch  are used f o r  a high apeed low overhead 
self tes t ,  This has proven t o  be excellent for dsteating 
machLne f a i l u r e s  i n  the r a1 t Z m e  mode, 
The EP weighs 94 l b s ,  use8 l a g  cubic fee t  and requirea 
an average power of 347 wat ts ,  
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@, COMTROL A N D  DISPLAY UNIT (CADU) 
The CADU is t h e  man-machine I n t e r f a c e  of the  OCS, As 
shown by Figure 4, i t  provides  a d f s p l a y  panel with two 
d i sp lay  mxxmnap groupings of dlaerete-message ind ica to r s ,  
and a row of  functfon-control gushbuttons. In  adUlltion, 
t h e  C a M i  contains  B s l i d  -away keyboard which L a  secured i n  th 
d pos f t lon  wi th  cam-action 1 tches, E3y peleasing the 
BB and pu l l lng  forward the k yboard  slide^ out and locks  
i n t o  pos i t i on  f o r  use a 
The two d i sp lay  screene a r e  the Alphanumeria Dlsplay 
Unit (ADU) and t h  Microdata Assembly (MA) discussed below, 
The d i a c r e t e  message i n d l c  t o m  are Incandescent lamp type, 
computer aon t ro l l ed  and p s  ered from the  DIACU Standby/Alert 
Zndfcator power supply, This allows dilscrete messages t o  be 
displayed even though the  CADU is powered downr 
The keyboard conta ins  a group o f  a lphabet ic ,  numeric, 
and symbolic cha rac t e r  pushbuttons similar t o  those on a s tan-  
dard typewri te r  keyboard, Included i n  thZs grouping are 
but tons f o r  keysh i f t ,  space, and backspace as on a typewrl ter .  
A " c l ea r "  func t ion  i s  a l so  included. On the  r ight  of  the  key- 
board, a group of  15 buttons 1 s  provided f o r  OCS func t ion  
con t ro l  , 
Except f o r  the d i s p l a y  devices ,  the u n i t  is contained i n  
a machined magnesium case wl th  sepa ra t e  bays f o r  power supply, 
e l e c t r o n i c s  module, and keyboard stowage, The top  of t h e  case 
serves  a8 a cold plate and mounting su r face  f o r  the modules 
within t h e  caae and f o r  the d i sp lay  devfces which mount on 
top  of t he  case. The Alphanumeric Display Unit i s  mounted on 
the  left of t h e  case top  and the Microdata Assembly mounts 
on the r i g h t ,  
The pushbutton switch 8 are a l l  recess-mounted so that  
l i b e r a t e  a c t i o n  is required t o  depress  more than one switch. 
xty- three of the gushbuttons operrate t o  s e t  i nd iv idua l  
" i n t e r m p t  s t a t u a "  f l i p - f l o p s  on key-down (normally open 
oontacrt) and reset it  on key-up (normally closed c o n t a c t ) ,  
The I n t e r r u p t  a t a t u s  f l i  - f lops arc3 grouped i n t o  s e t s  t o  form 
elght  8-bf t  by tes  I n  a 6 - b i t  keyboard i n t  r r u p t  r e g l s t e r  
(1 b i t  of t he  w f s t e r  is not u ea> as shown i n  the  CADU block 
diagram, Figure %e 
88 f l i l p  f l o p s  aaum?s an i n t e r r u p t  s i g n a l  t o  be sen t  t o  
the DIACU, Then, through a process t o  be described i n  the 
DIACU discussion, the ADC recogniz s that a pushbutton has been 
pressed and commands the computer 110 fn t e r f ace .  The t r ans -  
milasion 1s accomplished i n  e ight  bytes ,  whllch the ADC i n t e r -  
rogates t o  determine which puahbutton as pressed. 
The presenc of a t r u e  state on any one 
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The pushbutton switch labeled ALERT/STANDEY fa used to 
1 the DIACU when thhe operator desires CADU pow 
The normally closed contact of this SPDT swit 
an "Alert/Standby Off" line from the DIACU to the "DIACU 
Retum" line, Xta normally open contact, on key-down switches 
the "Alert/Standby On" line from the DIACU to the DIACU 
return line. The DIACU response to the above actions will 
be derscrfbed in t CU section, 
icrodata As ), i~ a self-contained thre 
afilraembly co lsctronics module, Q tape 
e ,  and a light mo The llgh'c module fits into the 
tape casette which then fits into thhe MA caw. When pro- 
grammed from the computer via a 16 bit MA control register in 
the CADU electronics, the MA se lec ts  and pro3ects the designa- 
ted microfilm frame, To allow operation of the MA In the event 
of computer o r  transmission failure, th ree  special CADU push- 
button switches are provided, These are labeled MA POKER, 
ADVANCE/SLEW and REC)RESS/SLE=W, The MA power switch provfldea 
manual application of power t o  the MA only. A momentary 
contact of the ADVANCE/SLEN pushbutton directly commands the 
microdata unit to advance the microfilm one frame position. 
Holding the button down wfJ.1  cause the microfilm to slew 
forward untll the button is released. The REQRESS/SLEW puah- 
button performs a ~imilar function, but the film moves in the 
reverm direction, 
The Alphanumeric Display Unlt (ADU) provides visual 
readout of com uter-directed alphanumerlc mesrsa 6s. The ADU 
consists of a E by 4 inch gas-discharge (plasma7 display panel 
and supporting el.ectronlcs, framed in an airtight aluminum 
box. The display panel contains 15,360 separate gas cells in 
a matrix 128 cells wlde and 120 cells high, 
displayed in dot patterns made of 5 by 7 cell arrays in rows, 
to form twelve 21-characte~ lines, Three horizontal r o w  and 
one vertical column of cells are used to space charactersb 
The power supply for the prototype ADU used In the! OCS is not 
contained in the CADU but fe mounted in the right hand support- 
ing equipment cabinet of' the OCS console, 
Characters are 
The CADU electronics Is 'pow ed from a 5 v o l t  power csndi- 
tionfng module, having oircuitry entjlcal t o  the power condi- 
tioners provided in the r@mote unit PC/DCM's, but repackaged 
to fit the CADU houslng, It has the same provisions for 
selective power enabling and disabling that are provided Iln 
emote units, 
1 from the DIACU over a separate CADU Q W @ ~  disable ZIne, 
CADU power turn off, how ver, 16 via 8 
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following paragraphs document development results 
on the CADU, 
The C A W  electronics is pack n the bottom of  the 
CAM7 chassfa, ht@d Cfrcuft board8 
are interoonn oard arrangement, 
After initial installation of the electronics an i n t e r -  
mittent was detected, Th interm4tttent wa8 found to be a 
hair line fracture on a P board, The mother board d i d  not 
present 88 much rigidity as anticipated so it was braced 
with phenolec spacerse This Improved the rigidity probl 
which will also reduce future rjibbon fractures, It is rec- 
ommended that board size be reduced to prevent unwanted 
flexure in future electronic chass,is. 
No failures have been experienced in the CADU el 
since initial installation, 
The computer oontrolled microdata assembly had three 
developmental problem areas, 
In order to establish a "point source" lamp in the MA 8 
Xenon Bource was selected, This unit is manufactured bs Pek 
Laboratories. Difficulty in starting the lamp has required 
C to study different lamps and startfng technlques, The unit 
as a light source is exoellent. 
- 
A focus problem with the MA has Indfcated that further 
development 1s necessary in the film gate and lens area. 
The focus of the unit is adequate but can be improved. 
The plasma display device is one of the show pieces of 
the OCS. The first plasma delivered utflized a character 
scheme In whlch the background wat~ bright and the charactel. 
was dark, This unit was hard to read and soon was plagued 
with dot dropout, 
CDC produced a s 
cter and black b 
e first, A f t  nths UB@ a 
%he plasma dot m a t ~ t x  and dot  drop out 
fault, In order to c LLS CSDC halt mother plasma with 
wnifomly aged dota a 
Bottom of the screen electronso A l s o  
each dr ive  or select1 88 the same length, 
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ional probl 
ed rsatlsfac 
light B o w c  
fop additional fr 
There are t o areas which need further development 
screen blink, The b l i  waiS found to be annoying and limfted 
the display speed while requiring addition 1 computer I / O  
bandwfdth, Also  the PO 8r augplfes requir d f o r  the plasma 
were packaged in commercial form rather than airborne in 
order to meet delivery schedules within acceptable technical 
risk, It is anticipated that these supplies can be packaged 
within the basic plasma moUule, 
hlch are not related the above, A selectiv 
apability on a charac r or line basis i s  nece 
In summary the plasma display presented a very impressfve 
approach to airborne alphmumerlc/graphic displays with atten- 
dant low power, weight volume and maintainable paukaglng approach. 
The CADU alphanumeric keyboard was initially required to 
be operated by an astronaut's gloved finger, hence, requiring 
a beasel t o  avoid pressitng of more than one key simultaneously, 
After this requirement was efstablished a turn towards the 
shirt sleeve environment requires t h a t  8 typewriter compatible 
feel be achieved which indlcates no beasel on future keyboards, 
The sliding keyboard arrangement Beems to be a fertile 
ground f o r  comments. Recent onboard systeme specifications 
Indlcate no protruding devices. 
The CADU weighed 53 I b s ,  and required 73.6 watts and 
use8 2371 cubic inches. 
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D, DATA XMTERCWANClE AND COMTffOL UNIT (DIACU) 
The primary func t ion  of the DEACU i s  t o  provide s igna l  
conversionsp timing, and con t ro l  to acaomplish da t a  I n t e r -  
change between the ADC and t h  remote u n f t s  and bet 
the ADC and  spacecraf t  timing data, and cornmicat  
s y s t e m o  I n  addi t ion ,  i t  B con t ro l  of' power 
the OCSp controls and pow ind ica to r s ,  rou tes  
CADU pushbutton ilnterrupt t o  the ADCo providss  the  
a D C  with a t i m e  referoence, etnd psrfomns a 
t o  s a f e  t h e  system i n  @vent o f  ADC f'ailuro 
c r a f t  coldplate. Ffgure 7 prenents a block dlagram of  
the DIACU, 
ed. I n  a rnagneaiuna case d on a space- 
The ADC t ransmi ts  command data to the OCS remote units 
through the  DJACU. When d i r ec t ed  by the proper computer 
oommand, the DTACU t r a n s f e r s  da t a  from the computer 1/0 
charnel I n t o  the computer-mlected one of two 24-bit  pro- 
gram da ta  output registers, In % b i t  bytes ,  The contents  
o f  the  loaded regfster  are then t ransmit ted s e r i a l l y  t o  the 
remote unlts over the program da ta  bus asaoclated with that  
reg1 8 t e r  . 
Serlal blnary data received from the remote u n i t s  over 
the  responaer data bus of e1tha;r of the transmission systems, 
is  rahiftsd i n t o  the assoc ia ted  one of  two DIACU response 
data inpu t  registers as l t  l a  ~ e c e 9 v e d e  Upon d i r e c t i o n  from 
the ADC, the DIACU t r a n s f e r s  " t h e  contents  of either of the 
res o n m  data input register t o  the computer 1/0 channel 
i n  I$ -bat  bytes  p lus  p a r i t y ,  
The DIACU interfacers with th t Acceptance 
Uheckout Equipment (ACE-S/C) Up11 ACE-SIC Guld- 
ance and Navigation Buffer Unit, t o  accept  24-bat seri:ul 
data words In to  a 24-bLt uplink data rsg1Rtrsr I n  the DIACU, 
The l a s t  b f t  count of a data  word from the Uplink sets an 
Intermtpt s t a t u s  b i t  in. the  DIACU i n t e r r u p t  s t a t u s  register 
and causes a "buffer busy" signa2 t o  b e  sen t  by the  DIACU 
to the  ACE-S/C Receiver Decoder, Ilpop d i r e c t i o n  fPom the 
ADC, the DIACU transfers the oontents -of  the upl ink  data 
register t o  the computer I/O chameel, 
The DIACU aco bit data bytes  from the computer 
1/0 channel and t r a  "them Sn p a r a l l e l  d1Pectly t o  the 
spacecraf t  PCM encoder f o r  transmission on the spacecraf t  
downlink, A con t ro l  l ine  from the PCM encodes signals the 
DIACU of the acaeptance of a data byte,  
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T m p t  s t a t u s  r e  
the UDL input  rs 
step is pssvfd@d i n  the DIACU. 
slot of PCM da 
computer t o  ap 
n r ece ip t  of t 
w i l l  count es and time slots from t 
1 these counts compare 
r e g i s t e r .  The DIACU wZll t r a n s f e r  succ ss fve  PCPa data bytes, 
a t  the se lec ted  sampling rate, l n to  the  ADC memo u n t l l  
commanded by the  computer t o  cease,  
r a t e s  tha t  oan be programmed a r e  la 10, 50, 100, 200 and 
400  sample^^ per second, 
data stream can a l s o  be commanded, 
Storage f o r  T 00 B U C C ~ B -  
PCM data  bytes  i glaovfdsd I n  the ADC memory. Sample 
Acceptance of all PCM words i n  the 
I n t e r f a c e  wlth spacecraf t  t B  i s  through a 26 l lne  
input  t o  t he  DIACU, These Xin s provide the DIACU with time 
measured i n  days, hourso minut s 9  and seconds. The one second 
period grovlded by the  spacear f t  time i n t e r f a c e  i s  broken 
i n t o  on8 rnilliseaond periods by an i n t e r n a l  oac i l lzn tor  i n  
t h e  DIACU whlch drives a counter oapable of counting t o  999, 
This oounter i s  r e s e t  t o  zero on the  traillng edg 
spacecraf t  time seconds IgnaZ and then counts a t  a 1 KHz 
r a t e  u n t i l  again re!aet, 
Under normal operatLon -the spacecraf t  time b 
ooded declmal information i s  t r ans fe r r ed  i n t o  a B 
register In the DIACU onae a seoond, Fallup@ t o  
a new t i m e  a t  the  end of a second w i l l  
regist& t o  berooms 8 co er, under DTA 
spacecraf t  t i  nput and a l l 0  
maintain a t l m @  ref 
the spacecraf t  time 
ond counter a t  any time, 
The DIACU uontinuously compaxws the spaceoraf t  time 
iascond oounter wi th  
the  Apej and s t o r e d  1 
f3teSIPa Upon eOmpar~sOn, 
rup t  s t a t u s  ragfs t  
CtiOn OQPP@G! 
pacecraf t  time e 
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A11 of t h e  above operat ions are performed v ia  the  DI/O 
operated v ia  8 b i t  bytes ,  
ape contained in the DIACU. 
Two independent power auppl ies  
One I s  used only I n  the  "Operat- 
The o t h e r  pow r supply I n  t h e  DLACU i s  always on when 
x* a t a t e  and has c l r c u i t r y  3-dentical t o  power eon- 
uaed throughout the syatem f o r  provlding l o g i c  
r I s  supplied t o  the 0 S. This I s  the Standby Power 
oner,  It provfdes pow r f o r  the DIACU "wake up" and 
time reference log ic ,  and for t h e  CADU d i s c r e t e  i n d l c a t o r s ,  
t o  the  DIACU that  r e q u i r  the  OCS t o  leave  t h e  Standby power 
s t a t e  and go t o  the Operating state,  Wake-up 1 s  i n i t i a t e d  by 
a time monitor match occurrlng, a CADU ALERT/STAMDBY switch 
e l o m r e ,  o r  r e c e i p t  of ACE-S/C U p l i n k  or Up Data Link inputs ,  
It t u r n s  on DTACU "Operating" power and performs turn-on 
of the ADC, The DlACU then IsrJuea an ex te rna l  I n t e r r u p t  
signal t o  the ADC. The ADC, upon de tec t ing  this I n t e r r u p t ,  
commands the DIACU t o  t r a n s f e r  the oontents  of the DIACU 
i n t e r r u p t  s t a t u s  reglster t o  It, The ADC interrogi&tes the 
Snter rupt  s ta tus  t o  determine what cauaad the I n t e r r u p t  and 
then resets the i n t e r r u p t  s ta tus  register, B i t  assigmernts 
arc? as follows1 
The "wake up" c i r c u i t r y  8en8es c e r t a i n  signal i npu t s  
0 
1 
! 
5 
6 
7 
Time Monitor Mafmh 
CADU Puahbutton I n t e r p p t  
Watchdog 
ACE-S/C Updata Input  
Spacecraf t  Uplink (Command Receiver) Input  
Downllnk Data Word Accepted 
CADU Alert/Standby Puahbutton Switch Closed 
Power-up Reaet 
Any non-zero condi t ion In the atatua rsgi8ter cauae8 an  ex- 
ternal lnterrvipt  t o  the ADO. 
The DIACU provides power con t ro l  ou tputs  t o  the CADU and 
t o  the remote units of  the OCS over a power con t ro l  buB, 
This  bue contains  mven l ines  tha t  a a r r y  a cod t o  s e l s c t i v e l y  
t u r n  on up t o  t h i r t y - f i v e  power condl t lonlng m d u l e ~  by C O ~ -  
b ina t ions  of power on fou of the ~e'ven l i nes ,  The bue also 
contains  a +5 v o l t  DC li t o  power t h e  sensing log ic ,  a ground 
r e t u r n  l i n e ,  and a maste power d l aab le  llne that t u r n s  
o f f  all un l t a  comece d t o  the bus, Control of t h  
on the seven code-out u t  lines I s  provided by one- 
commands on the  computer 1/0 cham 
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The DIACU controls and plaovides power to t 
ator control register in the DIACU, Po 
indicators on the CAW, Twenty-thPee of these 
are controlled on or off by computer commands to a 24-bit 
are energized when the sgst he standby or 
operatlng state, 
indicat0ol.s and for the "3ta 
The 1 pps signal from the spacecraft time int 
 cause^ the 'watchdog" bit to be set in the DLACU status 
register, The ADC will then reset this bit, If a second 
1 pps signal is received while the watchdog I t  i a  set, the 
DIACU turns on the OCS No Go indicator on th CADU and forces 
the OCS to the standby state by n nding a ~f 
master power disable line of' the power control bus, LOBS of 
DIACU power will a l s o  cause the master power disable signal 
to be sent, 
Two circuit types were considered for Implementing the 
DIACU logic, The first was medium scale Integration logic 
circuits (MSI), This approach had the advantages of lowerieng 
package count and reducing the printed circuit board layout 
complexity, 
The second approach and the one which was selected wa8 
the use of low power integrated cilrcults, Their primary 
advantage was in lowering the logic circuit power requirements 
by a factor of almost ten, Their second advantage was in 
providing for more than one vendor, 
Two methods of providing the system timing functlon were 
considered. The first was the fnclusion in the DIACU of a 
multiplicity of hard are tfmingreglsters which could be set 
wfth a paogrammed delay at the end of which the computer 
would. be slgnaled, Each timer would have added approximately 
five percent to the DIACU size and power requlrements wlth a 
minimum of four timers being considered practical, 
The approach selected here was the inclusion of one time 
match register whloh compared a programi d time value wlth the 
Spacecraft Time Reference and fntermpts th central computer 
when a match ocours ,  Computer programming p ovfdes the meam 
af seleotltng the prop r time value to b ~ 6 - t  for this compari- 
Don. This approach not. only saves.hardwase but also provides 
f o r  a vLrctuall$ unlimited number of system timer% through 
appropriate softwaPee 
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Where possible, one printed cfrcuit layout card was made 
clrouits, SPACECRA 
to do several Jobs, thus reducing total engineering time for 
unit. ThiR techniq d In ACE UPLINK/UP-DATA 
PHASE FiEQ ISTERS e 
Several problems were encount red in the development 
of this un9.t. Most important was the laak of a definition 
aet of documentatfon covering the functioning of the IBIJI 4 Pi 
I / O  channel, In particular, no information could b 
to discribe the charnel operation in response to errom at 
the Interface, Thus the diagnoatfc equipment provided by 
the X B M  system control panel could not be used effectively, 
The meaning of Internal channel status indications was 
not fully describe8,so that lfttle could be learned about 
the external hardware from the documentation, 
A useful computer feature which was not provided was 8 
mems of forcing a software or hardware loop with a eyseem 
unit as a response to error condition or an external signal, 
A aeuond problem occurred in wiring the baseplate connec- 
tion in the DIACU. 
point gractfoally no room remained f o r  aoldering the wires 
to the pins or Tor the wires themselves, A successful attack 
on this problem requires an approach not normally used on 
short development projects, The more des irable  approach 
would be as followsr 
When the wlring passed the 50% complete 
First, all circuit design must be complete before grlnted 
circluit board layout beglns, Then optimum grouping of logic 
functiona to make up individual boards to provide for minimum 
interfaces between boards, Next, input/output pins on these 
boards should be assigned suoh that the baseplate wiring is 
sfmplified and minimized, Finally, a mother board should be 
layed out to accommodate the neceEssary wfring. It is expected 
that several iteratfons of this last step may be required, 
The importance of pre-testfng circuits should be empha- 
sized, Changing ci~cuits in an airborne package after assembly 
fs most difficult and time consumgng,, In addition, these 
changes frequently have damaging effects on the complex and 
hat fragile printed aircuit boards, The more serious 
deration was glvsn during board 61 sign to withstanding 
alrborne snvlro and less to withstanding the rigors 
of cheakout on lopment Item, As a result, effort 
should be expended to reduce the strain of checkout on a 
board, Qther measures could be taken to accomplish this, 
e e g s s  the addition of -best pofnts at the board edge would 
reduce the number of' tfmes the board needed to be removed 
frPom the chassis, I 
Another problem encountered was a severe undershoot on 
elements, It was found t h a t  this probl 
clock signals to binary elements, Voltage undershoot of more 
than O,5 v o l t  would result in elaroneou~ changes of s t a t e  fop 
be eliminated by properly dampfng the clock signal line wfth 
the  addition of from 30 t o  170 ohms f n  werfea wfth the sfgnal 
bias, More nearly optimum layout of baseplate iring as men- 
tioned above would also go a long way towards el lmfnat ing 
t k l a  problem without resorting to the damping resistors, 
E, POWER C Q/BATA CONTROL MOMJIlE 
Figure 8 sho s a photograph of PC/DCM, This module 
control module (PC ) oircuitry necessary 
bus and the power conditioning 
o convert the raw 28 volt space- 
red logic voltages, There are 
modules in the OCS, They a 
interahangeable for purposeej of Htalntainabillty, One 04 the 
five is a spare, Each PC/DCM weighs 6,9 lbs and I s  17O,5 cubfc 
inches in volume, Its power level is included In the user 
module it supplys, 
The PC/DCM wfll be discussed in two phases9 data control 
The data Interface between the DIACU and the remote unitn 
and power condltionlng 
Is aceomplfshed through two independent but identical trana- 
mlsslon systemst A block diagram is shown in Figure 9. 
Each of these transmission systems consists of a uommon pro- 
gram data bus and a common response data bus. Both trans- 
mission systems may operate concurrently, resulting in a 
tranemlssion bandwidth of twice that of a single system, Thia 
conourrent operation 1s utilized when provldlng numerical 
stimulus and measurements simultaneously, If one transmission 
system falls, the potential transmission bandwidth 2s  reduced 
but; the system will continue to operate, The software is 
designed to assure that the two transmission systems do not 
accesB the same remote unit at the same time, 
Each remote unit 1s provided with data control loglo and 
dual receiver transmitters (a separate rece1ver;’transmItter 
for each transmission system) contained in a Power Conditioning 
and Data Control Module (PC/DCM) e A block diagram of the 
data control sectlon of the PC/DCM is shown in Figure 9 . 
The data control section receives biphase squarewave data on 
either of the common program data busses,  converts the b i p h m e  
signal to unlt logla levels, racopizea the unit address, 
then shifts the data following the unit address into a holding 
register, The data control section of‘ the PCDC 
capability to scan out the data contained Iln the holding 
register and transmltt thiEj data over the common response data 
bus of the same transmfssion syetem that the program data was 
received on, The Meaourement Unit utilizes this response 
tranamlssion capability of the PC/DCM to transmit measurement 
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ta through the D I A C U  to the ADCe The DIACU utilizes the 
dual transmitter/recebver portion of the PC/DCM but provides 
its own data holding registers for input and output, 
The data control section of the PC/DCM in each remote 
n i t  allows each remote unit to be programrmd from tho ADC, 
via the DIACU and the computer-selected common program data 
bUBe 24-bit data words are utillzed for this programming, 
24 bfts in the program data words, the Pirfst 6 bits 
in the data stream d note the remote unit addresrs, For ex 
a binary czode of 000 11 in the ffmt 6 bit positions of th 
data word Qessigrmte.s the  Stimulus Generator Unit, The seventh 
bit i n  the data word is assigned f o r  control: of unit power, 
When false (binary 0), bIt 7 c8uBeu the PC/DCM to remove 
power from the addressed wait, The remalning 17 bits of' the 
data word are used for programming the addressed unit. 
Some remote units require more than 17 bits of data for 
complete grogrammln$!J, These units provide Rub-registers 
and sub-register address decodlng, BO that multiple word 
groups received by the data control holding register can be 
transferred to the units. 
The biphase reoeivers present a sufficiently high 
impedance that up to 30 PC/DCMrs may be attached to the common 
data busses, The b u s s e s  are twisted shielded pair ctables 
with controlled Impedances and are terminated with the crable 
characteristic impedance, The biphaue receivers accept data 
frop the common data busses through isolation transformers, 
The biphase transmitters are capable of driving up to 
300 feet of cable with up to 30 PC/DCM receivers dlstributed 
along the data buses. Only one transmltter will be active 
on a bus at any one time but the inadvertent activation of 
m o m  than one tranamitter on a bus at a time will not cause 
damage, The transmitters present biphaea data to the common 
response data buases through fsolatlon transformers, 
Transmission on the data busses is at a oneaegahertz bit 
ratep clocked by the DIACU. Thirty-one bits are actually 
transm?ttted to transmit a 24-program data word, The last 
seven bilts of the program data word transmission are "dummy" 
bits, uaed to clock the 24-bit response word transmission 
wMch is delayed from the program data transmission by the 
six bit counts necessary for the addressed unit to recognize 
Its address, 
I 
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The data holding r@gfster of the PC/DC 
ed by another data mes88gee 
vailable to the user unit to provide control an8 
data control 
section retafntJ the 18 Bits followfng t 
data f o r  the functional opera on of the u ~ 1  
register interface with PI P unit is th 
of eaeh register bit, T terface sign 
able of dr iv ing  up to 40 low-power loglc loads. 
Se 
The reaponae data manner allowsy under clock count 
control, the serialization of either the program data loaded 
in the data holding register or response data from the user 
unit data register, depending on the state of bit 8, The 
response data scanner interface with the u ~ e r  unit is the 
true (binary I) output of 16 user un9t data register stages. 
Unit addrese, patching is achleved by hardwiring at a 
connector, external to the PC/DCM, This external wiring 
of the unit address is used to allow identical PC/DCMfs in 
all usages. The 6-bit hardwire addresa is oompare3.d with 
the first six bits of each transmitted program data word, A 
comparison allows the following 18 bits to be aNfted Into 
the holding register. The unit addresls, the power bit an8 
the control bit (bit 8) are always transmitted back to the 
DIACU in front of the 16 bits scanned from the data holding 
register or from the user unit data register as described 
above, This allows the ADC to verify that the unit pelectfon 
was correct and that the unit was properly programmed, 
The remote group of the OCS hardware is mads up of four 
types of unltsr Stimulus Generator Unit9 St3mulus Switching 
Unit, Measurement Swltching Unit, and Meaaurement Unit, As 
previously noted, up to 30 such units, in any mix, can be 
attached to the transmission sys.t;mk, In fact, 30 unit8 
oould be attached tu each transmission system9 f o r  a total of 
60 remote unf.tabr provided transmission system redundancy 
lis not rsqulred. The OCS development system, howevert 
provides only one of each type of remote unit and provides 
software for use of the transmission sylstems redundantly. 
units utilizes a PC/DCM to provlde power conditionlng and 
interface with the transmiFsion systems, The PC/BCMfs are 
separately packaged and mounted adjacent to their user units 
in the dcvetopment system, The package is easily attaohed 
or removed from a apacearaft coldplate, 
As described In the above section, each of th 
ll 
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The next few pglragraphs document developmental r e a u l t s ,  
The data transmission employs redundant Command and 
Reaponse databuses. These buses are trannformer isolated 
and u ~ e  a bipharJe signal transmission scheme to allow clock 
reconstruction, in aadition to data recovery, thus maMng 
the redundant trmsmlsslon syBtem only a four twisted pair 
interface. The Dfgital Test Set trmamlselon l i n e ,  RCt-108, 
attenuated the biphase slgnal considerably, Therefore, an 
investigation was made of goss lb le  alternate cables, A 
cable, Microdot 202-3934, appeared to have a much wlder band- 
width, althou h Increased characteristic impedance -- 160 
oms versus 78 ohms, 
Test results using a 2 MHz aquarewave signal inalcated 
minimal signal attenuation w l t h  t h i n  cable. In addltlon, 
thls cable was considerably lighter In weight g2ving it an 
additional advantage for a spaceborne eappllcatlon. 
The biphase transmitter and rsaeiver designs from the 
Digital Test Set were evaluated in terms of present alr- 
borne packaging trends. It was decided that new deslgns 
conducive to this trend, but using integrated clroults 
(flatpack and dual-inline packages) would be developed, 
Inltial development testlng used In-house transfwmer dsslgna; 
however, a vendor, Contemporary Electronics Inc,# of St, 
Louis Park, Minnesota, was found to employ aimilar hardwax 
in the manufacture of a customer-speakal series of trans- 
formers. Subsequent consultation wlth them resulted in the 
decisZon to buy. 
The Dlgltal Test Set receiver deaign had a disadvantage 
in that I t  required two special voltages which required 
additional DC-DC conversion, New developments in the digital 
line receiver Tle ld ,  howeverp presented an alternative, 
National Semiconductor had developed a dua l  line receiver 
which requlred only +5 VDC log?tc power and provided better 
common mode rejectlon than the A710 Fairchild Comparator. 
Teet data with a a m p l e  unlt resulted in selection of thiu 
component for the receiver design, Subsequent use was also  
made of' this component in the 4 Pf/EP interfaoe control unllt. 
. Breadboal?d.cil?cuits of' both the transmitter and reoelv 
d e s l p s  were ''patahsd" using special  integrated circuit 
breadboarding flx%urea and the in-house tranafomars testa 
were then conductea using the new transmisafon line f o r  the 
data path between transmltter and r@eaiver. Inatial deBlgns 
to use low-power T'1Z log ic  in certain areas of the transmltter 
ibfs, Pacfeag g of the reaultant 
PB and two rete n a sLngle OCS 
PCB), Thin a l l  of this card 
DIACU, This aa wceomplis hout ~i~flculty, 
s also dicttatsd u 
Sign followed clos 
cept for those c ges dictated 
0th cfrPcuits wer ackagsd on 
Slnw it is a function of the computer program to pre- 
vent addressing of the same Remote Unit over both Cormnand 
bases, the redundancy was not carried beyond the! addresgl 
decoder, This required gating of the clack sitgnals from 
either receiver one or two to the clock pulse generatort 
likewise for data to the  storage reglster and likewiser f o r  
the End of Transmlssion (EOT) signal8 for clock pulse gen- 
erator reseto 
The clock pulm generator and above gating aircultry fs 
mounted on one card an8 the atorage reglster and data scanner 
on another thus  making a t o t a l  of four-oards t o  p~ovldts the 
data control requlrement * 
In addltlon t o  the data contPol provlsions already 
described, the PC/POMfs each contain a power conditioner of 
the DC to DC converter type, A block diagram of t h l s  con- 
ditkonsr i s  shown in Figws 10, These power conditioners are 
enabled by the stslectlve power enable circuit whlch orlglnates 
in the DXACU. They provlda stable output power t o  the OCS 
remote U t s  f r o m  a prim DC power BOU~PBE! contained in the 
right-hand bay of t h e  support equipment cabinet. The "Type 
A "  conditioners provide 5. 25 0,5 TdDC a t  5 ampereu maximum 
and +20 f 2  VDC a t  600 m j L l X i a m  res maximum. Whem other 
v o l  tXg, s-are requir riclus user writs, they are 
@Ither derived from oltages through series regulator 
circuits or are prov9ded by other conditioners contained within 
the unit8, The power conditioning modul a rJupply floating 
outputs , 
!I A coincidence of four l o g i c  signal on t he  seven turn- 
on" wires of the power oontrol bua caus s PC/DCPI power t o  turn 
on, Power? "turn-ofY'" is cause4 by eit 3p a zero on bit 7 
rogram data word accepted by the PC/DCM or by a aommand 
vide an iraltialLzing si a1 For the logic of th 
user unit, the power o 
ground sfgnal for a mf E" 100 mlcroseconds to the U B ~ P  
unit each time the p o w e ~  I s  turned on, 
master power disfzble l i n e  of the, power control Bus, 
x" of the PC/DCM provides 8 
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The Type A design also contains  an undsrvoltage 
circufi ;  and 8 l o g i c  reaet c i r c u i t .  
The !Type B power supply design provfdea the  5 5  
power for the  SOU output a m p l i f i e r ,  Since f t  employed the 
name design approach a8 the Type A, LC f i l t e r s  were also 
employed on i t s  outputs ,  
sensing 
VDC 
That par t  of the power control circuitry contained I n  
the Type A and CADU power aupplles i s  8 combination so l id -  
s t a t e  and r e l a y  c i r c u i t ,  The relay8 are TO-5 packaged 
Teledyne l a t ch ing  u n i t s  thus allowing the DIACU i n t e r f a c e  
to be a pulsed operation. Actual power s u p p l y  i n t e r f a c e  
wi th  the DIACU c o n s i s t s  of 6 wires: power, power common 
and 4 control lines, There are 7 cont ro l  l i n e s  o r i g i n a t i n g  
at the DIACU but  a 4 o r  7 code A B  pmvided t o  accommodate 
up to 35 units (design requirement was 30). 
d r i v e r  which I s  l o g i c  l eve l  signal compatible but which w i l l  
provide the c u r r e n t  required by two relay c o i l s  w8;s selected 
as the  interfacing wrlt. It has 4 log ic- leve l  signal i n p u t s  
which were connected t o  the four control lines while its 
power and common leads were connected t o  power and common 
An SH2001 hybr id  
l i nes .  
The OCS 
a> 
requi red  the following power supplietPt 
Type a - Logic Power +5;,25 +O,5 VI)C 
3.20.0 +F,O VDC 
-20.0 T2.0 I VDC 
Type B - 4-35 VDC - 4-2 v o l t s  
Discre te  - +28.0 +4,0 VDC 
4-12.0 T5$ 
+ 6.0 s$ 
DXACU Standby/Indicatop 
CADU !Pype A 3.5.25 +0.5 W C  
+5.O +O. 5 VDC 
Cl5 .0  72.0 I TDC 
(220 KD?! available, not used) 
Output trapnsfomner design wan found to have an Bffec t  
upon r e g u l a t o r  Bwitching spikes in the  output ,  However# the 
greater e f f e c t  was found t o  be caused by t h e  recovery times 
of the reot i f iers ,  Breadboarding Jlnvslving both transformer 
cPeslgns and various r e o t i f i e r a  provided an optimum approach, 
Since off-the-shelf rectifiers were belng used t h i s  w a ~  a 
compromise, 
Some inves t iga t ion  was conducted i n t o  the u8e of var ious 
nolse suppresaion tschnlquea including f e r r l t e  b 
f i c a n t  changes were not  observedl on the  breadboa 
w818 provided on both the 28 fn>C 
input  and r e t u r n  lines and on the output vol tage l ines ,  
d-through LC f i l t e r 2  
design o f  a l l  power supp l l  s lneorporates  
c t lons ,  Firs t ;  f ~ 3  8 p ~ e r e g u  a t o r  which red 
raw 28 VDC input  vo l t ag  Lo a conrjtant +lg TdDC YO 
d D@ voltage d r i v  8 the second s e c t ~ o n ,  t 
r t e r  which provld 8 t r a n s f o m e r  l tsolat ion 
input; power source and the OCS u n i t ,  The output DC voltages  
are determined by the  preregulated input  vol tage and the 
turna ratio of the converter  t r a n s f o m e r  reduced by i n t s r n a l  
losses i n  the supply, Slnce the  load on these  aupglfes l e  
Pelatively constant these i n t e r n a l  losses can he accounted 
f o r  i n  the  transfomer @esilgn and' t he  appropriate  DC output 
provided, 
(r 
!Phe t h i r d  s e c t i o n  cons1Bt-s of r e c t i f l c a t f o n  and f t l tep-  
ing t o  provide r i p p l e  and noise  reduction, 
A s  a r e s u l t  of some of the  problems I d e n t i f f e d  during 
Digital Test Set design, development s f f o r t  was expended 
In the followlng a r i a s t  output t r a n a f o m e r  design, diode 
recovery time versug noise  I n  outputs ,  use of ground p lanes ,  
use of  noise supprsssfon networks wi th ln  supply, secondary 
r egu la t ion  versus  prlmary regula t ion  and packaging, 
Several power supply designs with t h e  goal of s tandardiz-  
i n g  the supply were uonsidered, 
Prersgula t lon  w a B  chosen as the approach f o r  two 
refaflons, The f i r a t  re8f)on wa8 t h a t  l o g i c  power is e s s e n t i a l l y  
oonstant,  The scond reason f o r  the preregula tor  approach 
was that remote con t ro l  of the power supply ON/OFF s ta te  
provided mlnfmaX power d r a i n  In the  OFF s t a t e  as  8 byproduct, 
The Type A power supply was used in t h e  PC/DCN and DIACU 
u n i t s ,  During debug of the PC/DCM u n i t s  it was observed t h a t  
the nofse level on the output vo l tag  buses (no load t o  f u l l  
load)  'was g.seater than anticipated. 
problem indica ted  most of  the noise  waa being in t  r n a l l y  gsn- 
e ra ted ,  Addftional LC Filtering waa added on each output t o  
reduce t h f s  no i se  t o  wi th in  expected PevePs, Even though this 
kind of LC suppression f a  e f fec t fve ,  f u t u r e  po 
design should approach suppres~ion of the noise ~ o u r c ~ e  as 
mentltoned previously rather than the nofse i t s e l f ,  
Inves t tga t ion  of the 
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unlt provides a pro funotlon generator 
able, under  compsat r uontrol, of generating any of  th 
mull listed in Table I, he; unit hs packaged in a 
case designed fox- easy s t tac  nt or removal from a space- 
craft coldplate In th same ~ n n @ r  a8 p ovided f o r  the DIACU, 
CM's, and a l l  of the ocs. 
of the SclU is A block d 
(IU is shown in 
70 watts and u 
SGU i a  program t r o l l e d  by data supplied to its 
at;a control recx r from eli6her of' the OCS Program 
Data BUB lfnks, The co 3. information is contsbfned in a 
series of data Words, each of which lo temp rarflg stored in 
the  PC/DCM holding mgister and then transf rred to a holding 
register or counter in the SGU, There they remaln stored 
uti1 the holding register has been addressed with new data, 
the programmed count has been completed, o r  power 1s Ternoved 
from the SGU, 
address and a power bit) s u f f i c e  to define any SCOU output, 
Four 24-bit  words (each Sncluding a 6 b i t  
The SclU output is agplfa!d to an Analog Stimulua Bus upon 
a program data "Eneble" command, 
Analog Stfrnulus Bus until a program data 'Disable" command i n  
received, o r  until another p r o g r m  data word or seriea of 
words defining a new output has been received, All AC signala 
are enabled through an interlock to a88ure that the programmed 
output will be a p p l l e d  t o  the stimulus bus 88 the slgnal 
output passes through the zero level, For single pulse or 
pulse train outputs, the stimulus bus is automatically 
sequence 
The o u t  ut remalna on the 
d to SGU common upon oosnpletlon of the programmed 
Computer-generated functitons (n~~rically-controllea 
waveforme) are accomplished by e ~ ~ ~ b l ~ ~ h ~ n ~  a DC output  and 
outputm An '%nab1 a m n d  is sent by the crompu er as soon 
a8 the infttfal function control infomatLon has b 
mitted, The! computer then sugglf 
p o l a r f t y  command w Td to the PC/D 
the Interval b@twe n SGU output s 
each time Interval, the SQU enables 
holding register data t o  
register of  the, S W ,  Th 
(based on program control)  with an internal clock, 
command. 31s sent by the ADC upon completion of the computer- 
generated Function, 
successfvely ppogr m d  polarity of t h i s  
A disable 
I 
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the data automatically transfers t o  the amplitude and polarity 
aectiom of the SClU holding register, and a “Data Requwt” 
interrupt signal I s  sent from the SGU to the ADC on R separate 
line, Thia i s  the Data Request Interrupt signal, It f a  a 
“Priority“ interrupt, i n  that is requires priority attention . 
by the ADC to immediately generate the amplitude and polarlty 
program data for the next SffU Output, 
loaded by the sub-address 001 (binary notation), 18 deooded 
to rsalect the computer-specified SclU aignal output frequency 
or pulse width and either a high or low frequency output 
ampliffetr for the signal The second 14-bit sectlon of the 
holding register is load d by Dub-address 010 and 1s decoded 
by the SclU to select the polarity far. DC outputB and the 
slgnal amplitude. Frequencies, p u l ~ e  wldtha, and amp1itud 
are specified by 10-bit  binary numbers and 3-bit rang 
exponent codes, The third 14-bi t  sectlon adp the holding 
.f.egistexs is loaded by sub-addresa 011 and i s  decoded t o  
t r a i n  outputs or the  ti Interval between steps in direct 
D-A aonversion, and .the stimulua bus on which the output f a  
~ O I L B P J ~ B .  Only one bus, however, Bs provided in the OCS 
development syatem, 
The first l4-bl t  section of the SGU holding register, 
select the specifjt d stimulus type, ‘the spacing for pulae  
to appear, The SQU is des4tgned t o  acao~od&t~ two BtimuluB 
Sub-address 100 loads a 
data stored in thifi counter i decoded t o  s 
nwnbsr of pulses in a pulse-t in output, 
commands are d coded from a sub-addrea of 101 and dfoable 
comnds ar@ decoded from a 110 Rub-addrese, 
The PC/DCM provides mad-back of' SBU program data to the 
ADC t o  allow veriffcation of the data fn the holdfng register. 
An enable cornnand bs A ~ V  ued t o  the SOU until the  ADC 
has made this verification, 
When more than one SGU is used in the OCS, 14; becromes 
necessary for the ADC to poll each ScfU to detmmine which one 
has sent a "Data Request" interrupt* To provide for  such 
multlple SGU operatton, the SGU aends a Data Request Interrupt;  
Status but back to the ADC through the normal data read-back 
capability of the PC/DCM when it receives a message with a 
sub-address of 111, 
The analog stimulus bus is a twisted shielded twin-ax 
paflr, The SQU output can be programmed to eilther of' two such 
bussea although only one l a  provided in the OCS development 
unit, Either of the two SQU output amplifiers can be switched 
to elther stimulus bus output; A n  interlock i s  provided to 
prevent more than one SQU at a time applying an output to any 
one stimulus bus. 
The SOU design was based on the circuit philosophy 
established with the stimulus unit in the Dlgltal TerJt Set 
(DTS), 
the addition of a zero-crossing detector enable clroultt and EL 
rapetitlve or sequenced pulse output circuit. The circuit 
philosophy i s  still based on the use of an integrator to 
generate t he  basic triangle and square wave function generator 
outputs, A D/A converter is used to develop scaled input 
voltages, These voltages are then applied to the integrator 
input and a specific feedback ratio selected to establish 
the desired frequency, The ramp output of the integrator is 
allowed to reaoh a sgeolbflsd peak value, at which point a 
comparator actuates input switching to revez?se the dlr 
of the ramp+ The same switching actton also provides the 
square wave output, Shaping net orks a re  used to synthesize 
a piecewise linear approximtio wave from the 
basic triangle, The program selected functions ar 
to m AC amplitude Q- sealing D/A converter, and then to 
the output amplifier, 
New perfomnance requir@menta for the OCS resulted in 
CrltStcal analysis of' the 14 bit resolution provlded in 
the DTS A/D conver that adequate I" solutlon cou1.d 
be achieved wfth o * Since signlfi 
holding rsegis'ters 8 
1 amplifiers in the integrator 
input circuits, AB a result9 t OCS utll.i~ad two TO-5 
current soume was alao used to rsplac the D/A voltage scaler, 
which prevlously had required an entire cfrcuit card, Similar- 
ly, the MtS comparator wa~3 a dSlscrete component desfgn rsqulrfng 
an entire csircuit card, and this denign was r e p l a c e d i n  the 
OCS with a single TO-5 Integrated circuft aomparator. The 
integrator Itself was substantially reduced in u l z s  even . 
though a hybrid amplifier was retained, Thls amplffler I s  
less than half the s l z e  of the DTS integration amplifier. 
An integrated circuit TO-!f~ amplifier waa actually used in 
breadboarding and functioned well within specifications to 
28 KHz. Degradation from 20 KHz to 100 KHz in the  triangle 
wave was9 however, too extensive to pepmlt use of the fnte- 
grated circuit in the final deslgn, Addltional size reductions 
were achieved by wing simplified Inverted transistor switches 
to achieve analog swltcrhimg with minimum voltage offsets, A 
holdlng reglster for programming the number of pulses In an 
output was eliminated by logic manipulatlon which permitted 
the counter itself to store the Infomation, 
where the DTS had used Q hybrid amplif iter8 
ng areas of lseveral square inches ach. An integrated 
After the final fabrication, the SGU was calibrated. The 
output capabfltty was found to bs generally consistent with 
the contract speciflcatfons, So circult card modifications 
ere? incorporated to effect des1 improvement or optfmize 
overall system operatio Frequency, amplitud dlatortion, 
nd wavefomn fidellty within contract spe Zfications, 
coppled with the cagacitano 
ditloning circuits, ~ Q W ~ V C S ,  
ftn a ringing fre 
s noiseo the met 
ne areasl the ris 
was ~~1~~~ 
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Specific fmprovements in SOU performance could be achieved 
by judicious removal of metal core (and the resulting capacf- 
tcpnce) from sensitive area. This would require developmental 
determination of the proper areas of' aenaitivity. Similarly, 
the output leads from the final dr lve  stage of' the  output 
a m p l i f i e r  are relatively long and pass through a oonnector to 
gemi3.t heat s ink  mounting of the PfLnEnl stage translators, The 
feedback loop  must be clolsed through the game connector. 
Eliminating the connector and shortening these leads would 
improve the rlae time oonsidsrably, It should be noted that 
the breadboard system was well wZthin specification limits, 
53 
Q, T UNIT (MU) 
ts of a PC,AX' 
unit and F 
Provision is made for interfacing the with two m 
ment ch8nne1s1 elther of wkiiah can be 8 d by the MU 
inputs, A measurement channel consists of two measurement busses, 
bus A and bus B. A single channel can Input to only one W at 
a time, and in the OCS development system only one channel is 
actually provided, 
in Table XI, Analog measurement bus A 1s used for all 
voltage, frequency, tlmer, ser ia l  digital data, and eontact 
olosure measurements. Bus B is used f o r  input of the wecond 
signal when measurement of time interval or phase between two 
signals l a  required, Bua B fa also used to input the clock 
signal on digital data inputs requiring clocked decoding. 
As In the other remote units, t h e  Sfrst six bits of' the program 
to aocept program data from t h e  ADC, The single provided 
In the OCS development system has the address 011011 (octal 33)e 
Eft 7 of the program data word opesatea to power down t h i s  
unit just as it does any o t h e r  addressed remote unit .  Bit 8 
t i re  program data word to or transmit a measured result, 
t 9 1s used f o r  sub-addressing to control the 
blts 10 through 24 of the program data wo 
data holding mgla'ter to either one of t 
The measurement converslon capability of the MU is presented 
The MU receives power from and Is programmed by a PC/DCM. 
data words provide the addresslng that eauses the PC/DCM 
used to cause the MIJ to elther accept and transmit back the  
regLstars In the MU. 
The ffrst l5-bit  M'p hold ng register (loaded by the presence 
of a 09 in blt 9 of m data word) is derasded to 
aeleet the amplitud the trxigger 1@ve 
BB and the time int p e t i t i v e  voltage 
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The aecond 15-bit Ivru holding reglater (loaded by the 
presence of' a ''1" in bit 9 of the program data word) is 
decoded to aslsct measurpament frequency range, measurement 
channel , amplitude rang on bu8 A, trigger l eve l  for bus A ,  
and type of measurement The data in this regfnter also 
includea one bit that specifies whether a Bin le measure- 
ment or repetitive measurements are t o  be tak ne Another 
bit deaignatee efthes the u8e of bua A only or the u s e  of 
both buu A and bus B for t h e  measurement. 
A 1 1  voltage, phase, frequency, and time measurementa are 
Bignal conditioned and then routed to the appropriate converter 
or detector, Contact closure measurernsnta are mad by routing 
a 5 ma DC ~~ignal from the MU, over the measurement bus and 
through the MSU and the oontacts to be checked, and detectfng 
the presence or absence of the return, 
Upon completion of a measurement conversion, the MTJ sendfi 
a "Data Ready' signal to the ADC (vla the DIACU) on a separate 
line, This is the Data Ready Interrupt signal mentioned In 
the discussion of the DIACU. It informs the ADC that the 
measurement converslon is complete. The ADO responds to thio 
interrupt by transrnittfng a pro  ram data word to the MU 
requesting transmittal of the 1 8 -bit contents of the KtJ output 
data holdlng register wh2ch holds the converted measurement 
value, As previously noted, the eighth bit of this program 
data ward provides the control that causes the MU to transmit 
the measurement value on the response data bus. Bit 9 of thls 
response word will be "tme" If the addressed MU had eent the 
Data Ready signal, Thits allows the ADC to determine which 
MU InterrupteU it ff several. Mu's were operative in the syatem. 
B3,t 10 of the MU maponse word is used f o r  contact 
closure measurements and to indicate a time interval counter 
overflow on time interval measurements, A "one" in thls 
bit position indlcates '"contact open" on a contact closure 
measurement o r  that a time interval measurement habs exceeded 
the meaaurement range, 
The next paragraphs diacuua meaaursment unft developmental 
xoesul t s 9 
The signal conditioning Function required a developmental 
high performance antegrated clrcult operational amplifier, 
where high performance requixws hlgh input impedance and %%de 
bandwidth, Several vendor units were tested before the final 
unit was selected, The critical selection of this ampfffiLer 
would be ellmfnated if the frequency range and/or input 
impedance specificatfon could be reduced, The compensation 
and balance of the front end signal conditioning cSraultry 
is quite cxoltioal due to the wide band requirements, If these 
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circuits are not tuned groper1 a tima constant mismatch 
and attendant spiking will produce erroneoua reaults for peak 
meaaurements. 
The RMS function of the MU was in addition to the DTS 
function ao this presented a new design requirement, Accura- 
cies of the squarlng amgllffers tested were such that is was 
found necesrsary to inaure  that this amplifier was operating 
n half  and full scale of output. Thls waEs aucomplished 
by Incorporating an additional pre-ranging and post- 
attenuation circuit, The RMS system proved to be a wise 
addition t o  the MU functions, since by definition it is not 
~ e ~ l t s f t ; I ~ a  to noise Spikes, 
SevePal techniques were investigated far handling AC 
measurements with DC offset. Capacjttor coupling waa ruled 
out again beeauae of wide frequency range problems, The 
final teChniQU@ employed I n v o l v e s  grecharging two capacitors, 
to the positive peak the other to the negative peak 
vs l ta  etE then the i r  diff'srencs ulsed to ~ ~ ~ n o e l  the offset, 
This technique was used successfully for repetitive waveforms. 
The non-repetitive waveforms are handled by programming standard 
offset voltages whlch buck the offset, and ln eaflence, set the 
trigger level. 
The repetitive analog to digital sampling functlon is in 
addition to DTS requirements. By additional control l o g i c  the 
A/D uonverter operates repetitively and was tested satisfactorily 
t o  a 4OOfisec sample rate. 
The OCS measumment unit sucuesafully met its design 
requirements for ten of I t s  twelve measurement typeB while 
peak voltage and phase measumrnents were marginal in their 
accuracies, 
While both of the mode8 could be noticeably Improved in 
the present equipment by very precise balance and compensation 
of the signal conditioning circultry, there are some basic 
difficulties which if overcome ahould rectify the accuracy 
problems in question, a0 well as improve the overall unit 
accuracys 
The first improvement that must be realized 1s a reductlon 
In the converter no9se output of the power supplies, This 
would permlt a reduction in the hysteresis required in the 
delta-detector circuitry reaulting In Improved phase and time- 
interval measurement accuracies, 
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The second area to investfgate is that of heat di8Bi- 
metal core printed wlring cards, TMs would significantly 
reduce the cfrauft capaalty of the signal conditioning 
circuitry reducfng the degree of' difficulty for allcurate 
compensatlon, This couplcsd with an Improved unit ground 
syatem rjhould result in 
techniques with the target of eliminating the use of 
I f  ln apec" peak voltage measurements. 
The control loglo of the measurement unit ahould be 
modif ied  t o  the extent that there La complete independence 
between modes of operation, that I s ,  those modifiers that do 
not directly apply to 8 particular type of measurement should 
be permitted to be in "don't care" states; i,e,, the frequency 
modifier should be permftted "don't care" atatus when making 
a totalizing measurement, 
He S T I m U S  SWXTCHIMQ UNIT (SSU) 
The diltimulus Bfgnal int een unite under tscJt 
SclU 18 provided by a witching Unit, The 
SQU and 0th r pernote OC9 unitsa to provide power 
ing an8 pro ramm2ng, The SSU Lu packaged similar 
GU, A bloak dfagram of' the unit fs ahown in 
The unit 
iTew 8 PC/P M, Identloal to the PC/DCMls provided 
and an actual photograph in Figure 16, 
s a l a  ed PC/DCM w igha 15  l b ~  and 10 O Z ,  and 
The SSU is programmed by th data holUing reglater 
BB.3 w a i t s  of powe 
outputs of Its PCDCM. 
word czontaln the SSU address (octal 66 for the slngle SSU 
provided in the OCS development unit) the SSU PC/DCM 1s 
selected, B l t  7 controls power on the SSU as it does for 
the SQU, Bit- 8 I s  used o signify that either the data 
holding reglster is to b loaded and scanned out on the 
response bus or SSU swltoh address comparator self test 
b i t s  are to be scanned out on the response bus. The 9th 
bit of the command word is ueed by the SSU to steer Input 
data either Into i t s  swltoh selection reglster or into 
its "digital data hoXding" register, The next twelve bits 
are used to specify a switch point selection or to load 
the digltal holdir,g reglater. 
When the flrst six blts of the data 
The decoding technfque used f o r  switch point selection 
provides code spacing such that a single bit error or a single 
component failure In the PC/DCM holding register will not 
allow an Incorrect switch point to be selected. Any other 
failure which causes m incorrect swltch poin t  to be 
aelected will be detectml by swftoh address comparators which 
compare the actual awitch point selected against the switch 
point requested, In addition t o  this protection, a quad 
swltch arrangement 1s employed BO that 8 single relay contact 
fallure will not r s u l t  in olosing an Incorrect switch point. 
The SSU of the OCS development unit provides 36 double- 
pole switahes, for swltohlng both signal and return of 36 
stimulus points, A d ~ ~ ~ ~ s ~ n ~  (?a abilfty 1s provided, however, 
f o r  an expanded SSU of up to 14 i switch 
64 
. ... 
65 
66 
l e c t i o n  and con t ro l  i s  i n  2 x 6 tsubma 
such mbmatrix groups a r  
into a 3 x 1 m 
maJor matr ix  c 
shown i n  Flgur 
n t s  as they 
apeoff lc  rewitch wi th in  61 
r addres~  contained en the data holding register, The 6-bi t  
major matrix code i s  compared %tgainRt hardwlred codea t o  
develop major row and column These row and column 
algnala are combined wi th  the  output of the submatrix compara- 
t o r  t o  allow enabling of  the appropr ia te  submatrtx analog 
input  r e l a y  i f  a l l  compaPlsons are twe, The analog input  
rjwitch w i l l  pass the programmed analog stimulue from the 
analog atimulua bus t o  the se l ec t ed  stlmulua swftch and on t o  
the wtlt under t es t  s t lmulus poin t ,  
de and a & b i t  
12-bi t  POW and C O ~  
6-bit  subrnatrix 
Of each 36 switches i n  a SSU, 12 are latching type, 
These can be made acuesaible t o  e i ther  the s t imulus bus from 
the SGU o r  t o  any one of three dLscreto vol tage busses i n t e r n a l  
t o  the SSU and powered by a apec ia l  SSU i n t e r n a l  power cond2- 
tlioner, The patching for t h i s  purpose I s  acoomplished a t  a 
patch 6onnector external t o  the SSU, Volta e8 a v a i l a b l e  from 
the  SSU d l a c r e t e  vol tage  busass a r e :  
max., 5 VDC + 5% regula ted  a t  l 5 O  mA max,, and 12 VDC 5 5s 
regulated at-150 mA max. 
used t o  program a l a t c h  of a l a t ch fng  awitch, B i t  23 I s  used 
t o  reset a la tch,  
28 5 8 VDC a t  a 600 mA 
Bit 22 of t h e  program data word Is 
The PC/DCM provides read-back of i t s  program data, The 
three group enable signals formed by the address comparators 
are used t o  generate  a self-check a t a t u s  ind ica t ion ,  T h i s  
sfgnal is inserted I n t o  the t enty-fourth b i t  pos i t i on  of the 
data word during the period when the data holding 
computer i n d i c a t e s  a successfu l  prPograraaning of t h  
When a "zero" 9s sen t  by the  computer I n  b9t  8 of the 
program data word, the i nd iv idua l  comparator ou tputs  a r e  
presented t o  the response data scanner so that they may be 
read by the computer fop  SSU f a u l t  i s o l a t i o n  purposes, There 
&re three cornparator outputs  f o r  each 6 t of 36 switch po in t s  
(a maximum of  12 outputs  f o r  a 144 switch-point SSU), I n  the 
36 switch SSU provMed i n  the development system the 9 unused 
being scanned back t o t h e  computer, Sending a TI on 
comparator output b i t e  are hardwired I? t r u e  
In addition to the analog cJtSlmulus and dlscr te voltage 
switching provided, the SSU provides a parallel 12-bft  d i g i t a l  
data output channel, T h i s  feature 18 implemented by 8 12-bi t  
register that is loaded when a one" ie contained i n  the 
ninth bit of the program data wordo The data 18 held In thlEi 
register, graviding a 12-bit 5 VDC parallel digital output 
over the SSU digital data channel, until the register 2s 
reprogrammed. A return line to SSU ground f a  provided for 
t h l ~  channel, 
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No significant developmental problem ware encountered 
The S3U met a l l  of f t s  cfenign goal13 without exception, 
on thZa unit as it was primarily a repackaging of the DTS 
design, 
A trade off of s o l i d  state Y B ~ P E J U B  relay awLtching wa 
performed and the resulta indictated that because of the 
current flow requirement through the switch it was necessary 
to use relays. The SSU is implemented wlth microminiature 
relay switches, 
The back plane wiring utillzes Bhielded wlre for switch 
Lnput/output. This caused difficulty in fabricatlon, If 
t h l a  could be eliminated not only would fabrication be faci- 
litated, but a significant weight savings would be realized. 
It La a program 
a t  respects to th 
C ~ B  rather than 
ovided for the 
SU, switch selection 
twelve switches 
capabiZity 1s 
e 8ame failure 
E) are pmvided in the SSU, A photograph of the MSU i8 
horn in Figure I T P  The It with its asmciated PC/DCM 
protection and detection provisilongl are contalnsd in t 
ighs 21 l b s  7 ozb and r ires 28,3 watts. 
The MSU is addressed by octal 35 appearing In the  flrst 
afx bits of a program data word on the program data buss As 
in the other remote units, the seventh bit controls tm-off 
of the MSU PC/DCN power oonditloner, The eighth bit i s  used 
to control the makeup of the W U  rlesponsg word. If bit 8 
l a  a "l", t h e  date holding register i s  loaded and scanned 
back out  on the response data bus (with bit 24 containing 
self-test status as described for the SSU), 
If' bit 8 9s a " O " ,  the 6 address comparator outguts 
(one for each 12-switch group) and 6 hardwired "true outputs 
are scanned out on the response bus f o r  uLge by the ADC i n  
Isolating MSU faults, Bit positions 9, 22, tnnd 23 of the 
program data word are fg~lored  by the WSU. 
Row and column codesp contalned In. bit positions 10 
through 21 of ths MSU program dat oPd, are cromblned with the 
output of the WTJ submatrix cornparator to provide enabling 
of a submatrix output switch if a11 oomparisons ape true, 
?'his switoh will then pass the selected analog nput onto an 
analog measurement ?awe Th olid-state analog 
provide switching o f  both s a1 and return of caeah input 
signal, A quad arrangement of the switc 
and return oh&+rmel aEIs)UTm remova 
switah fails tq open 
from the data hoXd9ng Out of eac 
12 are Sour-pole, dua Igurations to provide fop  
two-signal time-inte ~ ~ u ~ ~ ~ ~ ~ t s ~  A 
analog input signals nt Unit, 
asursment b accommodate th 
busses route th 

put channel8 f a  100 
ncles to 4 KI9z. Above 
mope than 17 db per 
nt switak unlt 
exosgtlon t h a t  t h  
undeslrabla! c 
30 mv p-p, a t  a b a m  fr 
~ ~ t ~ n ~ ~ n ~  out to apgrox zo Thfs c 
did not prove to b a rerlgnificant system limit 
it does become attenuated by line 
t o  a degree by the measurement unl 
ance inputs this nolae Is essenti 
two most signiflcant elements In 
transfomner balance and clrcult oapaclty. To assist in trans- 
former balance a phasing provision has been incorporated In 
the clrcuit layout. The noise can be reduced to half by 
elImZnating the metal core circuit cards in favor of glass 
cards, 
cbpger noia 
The dual emitter switch dasign Wac3 selected over PETS 
and optlcal devloes for a number of rea8ons. A t  the time 
of this deslgn, those FET switches which had sufficient bmak- 
down voltage, had intolerably hlgh %rift resistance, while the 
optical delvces were unproven for reliabllity and too slow 
for thls amplification, 
The dual emitter switch used was a Crystallonics 3133. 
A uniquely designed 6 winding transfomner was required for 
each switoh since two 3N133Is were uaed fn each leg and both 
incomlng linea were required to be switched, The other two 
windings were employed on the primary side: one for "clos 
and one! for open". 
I t  
If 
No failures have occurred to date on the MSU, 
As in the  case of the SSU, If MSU I / O  wfriiig could be 
changed from shielded wire, the weight and fabrioatlon 
complexity oould be reduced, 
There are two systems executed by the ADCj a 
Executive Control Syst rn (SECS) and a T 
nboard Language (TOOL) 'These provide c 
for all "on-line" operatjlon of th OCS, In enddltlon, two 
other systems are provided f o r  off-l ine operations and are 
executed by supporting oom uters, Thas are: a Perfpheral 
Interchange Procesl~or (PIP P , and 
(PPS), A general descrlptfon of oftware sgrs$em and 
developmental results follows: 
am Preparation System 
a, Spaceborne Executlve Control System 
SECS provides the operatfng environment f o r  TOOL, Its 
functions include Interrupt supervision, 1/0 supervision, 
central processor unit (CPU) schedulfng, utility services 
and other prooessing environment supervision, SECS l e  a l so  
capable of supporting other systems besides TOOL, allowing 
for expansion of OCS to handle other functions suoh BB data, 
management, 
SECS is comprised of f o u r  subsystems: an Interrupt 
Subsystem, a System Scheduling Subsystem, a Utillty and 
Services Subsystem, and an Inltiallzation SubBystttm, 
The Interrupt Subsystem responds to intwrmpta reported 
by the DIACU to save and restore the status of the  oomputerd 
to prqcass the interrupts, and t o  return control to the 
appropriate function upon completfon of processing, 
The System SchedulQq-$ Subsystxm controls the execution 
of scheduled systems and provfdes aervhes which aid in the 
execution of these systems, 
The PtLlity and S e m l c e a  Subsystem p r w l d e s  aommon 
functions for the other OCS software, Included in these 
finctions are: storage ra~erv and allocationj input/ 
output service f o r  CADU keyboa d Sntsrpretation and display 
driving; data conversion serovlces needed $Q convwt the 
various forms of input d ta Into blnary data f o r  use by the  
computer m d  t o  format b nary data FOP th various outbuts; 
and mathematiaal services requlred by the  software, 
The X n i t i a l f z a t i o n  Subsyat rn provfdea t e m  
~ n i t ~ ~ ~ ~ ~ a t ~ o n  funat qu l red  by the softwa 
t l o n  flow bstwles n the SECS subay 
refer t o  the OCS Softwa 
ram of Figure 18 e For d 
Executive! Control System 
~ p ~ ~ n d ~ ~  A, 
&WQQPa.Ill SpG?C3ifiOatiOnB 1 
The SECS sy tern wftfaout uti1 quireid 536 
mmory, The u t i l l l t i e a  re  u i r ed  2707 word 
The? SECS syfstm was lmpl mented with the 
Model B mmernbler", 
In orde r  t o  optfmLze the utilization of the 360 system 
9n terms of 1naChb8 time and maximize confidence In a given 
SECS module once it  wa8 debugged, the SECS Bystem was broken 
down i n  Control Sections for assembly, Each control sectLon 
can be Ind iv idua l ly  assembled, link e d i t e d  and s tored  i n  
data a e t  formrat on the d l s k ,  When a t o t a l  SECS system i s  
r e q u i r e & t h e  proper l i b r a r y  cont ro l  sections are called off 
of' the d isk  l i b r a r y  and poat  edlt ted I n t o  an absolute  load 
module * 
Theore t ica l ly  the  above approach is excellent, However, 
Jtn praotice, the debugging of a con t ro l  s ec t ion  i s  complicated 
by the f a c t  that the programmer must, w i t h  paper and penci l ,  
calculate r e l o c a t i o n  cons tan ts  itn o rde r  t o  tram? program 
bugs, The e d l t  map of cour~e i s  s u p p l i e d  t o  map 
symbols and cont ro l  tvx t ion89 
SECS r ep resen t s  a arosfi P e r t l l i z a t f o n  of the M7S exaoutive 
and work done by IBM on t h  MOL exeuutive control systqm, 
SECS implementation is MghZy modular and neral, This ,  
of oourset l a  a basic  ingredient of an Execu 
Syaterm, HoweverJ gene ra l i t y  waa n 
~ ~ r n ~ ~ ~ ~ l n ~  r e tu rns ,  I n t e r r u p t s  w 
t h e  scheduler was given oontrol on 
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purpose of this syst  is to provide fo 
n and to allow the te ngineer to w r l t  
rom the Control and D$wplay Unit (CADU), TOOL I s  
t a  operate with SEW, 
Test exeoution fs acaomplishad with a set of lntsrprstatfve 
test element subroutlnea or 'prootwsor8f1 which i 
"test seqnetnce data list", The 131st contains t 
and thsZr "modifiers" which specify unique opera 
test sequenc3e data last I s  contalned In  a "teat  procedure 
f %le '?, 
The write/revilew OP "test  &ranslation" capability of 
TOOL allows the test engilnser, astronaut, or ground control 
to create, delete!, or e d f t  a teat sequ 
'3m-e most salient ~Mracterlatle of TOOL fa that t e s t  
acsguenoes are data lists rather than conventaonal computer 
codcz, thus p r m n E a p p r o  ch to hlgher confidence in 
aomputer oode, memory savings, and easy on-lfne EJ 
modiffcatLon, 
Test translation consibts of c 
From the C A N  keyboard, into a test 
operator inputs are r aponses to c 
The operator may aonotruot an sntir 
11 
I V  ' zfng %he revlsw" capab 
cution L a  iacco 
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e 1 9  illustrates the teat structure UB 
t The test element is th 
nguagee Each element ps 
pecific operation wuch as command SSU switoh cl-osura?, 
merating an SOU output, etcO As ed with each 
element is (PL set of modifiers, Th dffier8 Serve to 
amplify the element to speclfy uniquely the required 
operation, An element may be uniquely identified by a 
numerical prefix, the pwpose of which I s  to def ine  8 
reference point for branching and loopfng wlthin a, teat 
sequence: 9 
A test sequence is a collectLon of test elements 
arranged In a logical. order to accomplish a specflfic testfng 
or control function, A test seguencte can be dependent on 
other sequences, Hence, one sequ nee can sst up a teat and 
another perform the test, 
test operation, A task m y  be a #ingle sequence or a ssrfes 
of  "calls" to other  sequences, There is no rea l  differencte 
between the structure of a task and that of a sequence, 
"Task" is the name given to the hlghest l eve l  of OCS 
There are four methods by whiczh sequence execution mag 
be Initiatedx 
1) Manually: where the operator selects and 
initiates sequences through the CADU keyboard, 
2) Clock1 where selected sequence8 are Initiated 
automatically a8 specified real times. 
3) Monitor: where sequences are repeatedly 
initiated at ca lsgeclfied cyclic rate, 
4) Remote; where the sequence 5.8 ilnltllated from 
a station external to the OCS, 
A sequence can be executed at any one 0.f four independent 
levels which can sperate concurrently, 
A sequence is tiersigned to one of these levels during 
execution initiation, Associated with each level is a 
"prbor i ty  caunter" which ~~~~~n~~ the n u b  I? of elements 
a level will execute before transferring co rol t o  another 
level, If a particular level is not executfng a sequence 
it is removed from th execution oyole Since a l l  sequencers 
share the 8ame OCS re ouroess element xecution must wait 
whenever a requlred resouroe I s  not available because it fa 
be5ng used by izt aequence on another level. of executione Also,  
the tlme to execute 8 ssqumce will vary dependlng upon the 
number o f  execution levela aotive, 
e 
A sequence can be ex cuted fn  two different modes: 
continuous" o r  segment", The grilmary dlfference between 11 !l 
theee modes is in the execution of the "display" element, 
In the aegment mode all dlaplay elements encountered in a 
sequence are executed. Pn the conthuous mode only Rpsoially 
designated display elements are executed, Since element 
execution s t o p  on a11 c~isplay elements except "milestone" 
tyep, and waits f o r  an operator rewponss before  continuing, 
the test writer ahould be careful that dIsplay elements 
designated f o r  execution in the contlnuous mode are only 
those reporting an abnormal t e s t  result, repor%fng test 
program milestonee, or requesting the operator t o  take zx 
control action o r  make a keyboard Input, The "segmente" in 
the segment mode are defined by the dtlsplay elementa tha t  
stop execution and by the ends of sequences, 
An operation called Read Monitor Status 18 executed In 8 
modltfied form of the segment mode. The difference being tha t  
In thls operation only those rsequences that have a change In 
monitor status" are executed. 11 
TOOL allocates the OCS resources by amlgning the 
available hardware and software resources to varlous functlons 
only for the time that they are required. Thus, a particular 
resource, such as the Mu, is not tied up by a single sequence 
but passes f rom level t o  level. aa needed, 
There are two categories o f  resources in the OCS: 
hardware and software, The hardware resouroes ares SSU, SGU, 
MU, MSU, DIACU t lmera,  and CADU displays. The software resources 
are the four levels o f  sequence executionr Level A IR dedi- 
cated to monitor Initia+;ed sequences when they are enabled, 
Level B is dedicated to clock initlated sequences when they 
are enabled. When either of these initiations l a  d i s a b l e d  
{by operator control from the CADU), the respsctltve level 
becomes an allocatable resource, 
Whenever an element requlres a resource i t  trfes to 
allocate that resource, I f  the reuource is avallable, the 
element is executed. If the re!Bource I s  not avallable, control 
Is transferred to the next active sequence execution levelg 
On the next level cyclep the clement again t r i e s  t o  allocate 
the  resource and the operation is repeated, 
Further details on TOOL are given in the OCS Software 
Documentation, Overall Specification - Level 2, Test Oriented 
Onboard Language System (MCR-69-192) T h a t  document contains 
detailed descriptions of the TOOL test elem ntEj (with examples) 
and a discussion of TOOL provisions that prevent Lmproper or 
unauthorized execution or alteration of teat aequences, 
The TOOL systemo like SECS, waB Implemented wfth the 
OS360 Model F assembler, and divided Into contra1 s 
Even though effl.cient implementation of TOOL waa Important 
the maln emphaala wa8 to address the test engineer or astro- 
naut uaabllfty emphasia, Thia presents somewhat of a dilema 
between powerful capability and simplfcity, 
After the initial TOOL system was designed without test 
concurrency a detailed MMC/NASA review indicated a need t o  
implement a four level test corhnrency capability, This 
was the final TOOL system approach, 
Two sfgnificant design problems were presented by con- 
currency, The first problem dealt with utilization of  the 
plasma display, the second with use of the OCS remote hardware 
resources e 
The uti1izati.cn of the plasma display was a problem 
because of the 1imZtation of the 21 characters by 12 lines, 
A lengh'eyanalyals effort wag requfred to determine how to 
present the real time status of the four concurrent levels 
along with allowing a certain portion of the display to be 
used f o r  checkout data presentation and attempt to retain an 
understandabls man/machine interface, Thia was resolved by 
dedicating the first four lines to tbe f o u r  concurrent levels 
for status, the next six linetil for test data, the next line 
far OCS status, and the l as t  line f o r  desplaying the keyboard 
entry characters. 
Since the development OCS employed only one aet of 
stimulus and measurement equipment, a competition for seaowces 
is present when rmnnlng concurrent testa, TOOL is in charge 
of resource allocation, The measurement equipment i s  de- 
allocated after each measurement, The stimulus equipment is 
de-allocated only after a test is completely terminated by 
the final END element, 
Thi8 scheme offers the best guarantee to test continuity 
and resource sharing, 
With the addition of more OCS remote units this dilema 
w211 approach reRolvemente The allocation algorithms have 
proven satisfactory, 
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The TOOL execution aystem r e q u f r e d  3858 worde, of core 
memory, 
The TOOL translator for interactive manlpulation of 
As a result tests required 16,000 words of core memory .  
of t h i s  core utilization, the entire OCS system cannot be 
l oaded  Into the computer, and, as a result, consists of 
two separate core loads, One l o a d  contains the executive 
and execution systema and one load contain8 the executive 
and translation systems, 
The TOOL tranalator is a t w o  gaas system with the 
second pass tnvisible ta the umro The tramlator for DTS 
wa8 a single pass type since It did not deal with the 
"Go To" function, The TOOL translator although fer%ilized 
by DTS I s  far more complex due to added capabillty to delete 
on an element basis, change any modifier wlthout changing 
type, al low branching, and three t lmes  a8 many total elements. 
Also, 1.188 of' the plasm display alphanumerics a lso  took I t s  
toll on memory required, 
The choice of elements f o r  8 language always is a good 
topic f o r  discussion. The selection was made through MMCI 
NASA meetings, In the courm of evaluating the OCS at MSC 
suggestions for new elements are being mde, The trend of 
these suggestions has been toward more arithmetic power, 
finite control of the display resource and capability to 
file data f o r  future use. 
The interpretive structure of the TOOL system utilizing 
the Test Sequence Data List haa ,  throughout MY3 and OC9, 
been an excellent approach in terms of' memory storage, wrfte/ 
review capabZlity and high confidence in computer programfil. 
Supporting Software 
OCS computer programa are prepared by means of a Program 
Preparation System (PPD), 
aubsystems, all of which are executed on an IBM System/ 
ThlE; Bystern fa composed of four  
360-65 z 
1) IBM System/360 Ameqbly Language 
2) IBM System/36O Linkage Editor 
3) IBM System/360 Post Editor 
4) OCS Tape to Card 
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The PPS is of intereplt p r imar i ly  to profeasional program- 
mers preparlng or modifying OCS software etystemB@ PPS is pro- 
vided in t h i s  report, Reference document8 available from IBM 
are listed in the bibliography of Appendix A,  
OCS computer memory loadlng, and system development 
testing are accomplished with a supporting computer syatemg 
a Control Daea Corporation (CDC) 160A or l h O G  and associated 
perlpherals, The software subsystem Perfphera l  Interchange 
Proceaaor (PIP)  I s  provided for t h i s  purpoBep 
The PIP system Interfaces the ADC w i t h  the CDC 160 
peripherals such as card reader, line printer, paper tape 
punch/reader, and magnetic tape units; through the CDC 160 
computer, When commanded by the ADC, the P I P  drfves the 
peripheral devloesj allowing loading and readout of the AI9C 
m e m o r y  from and to these peripherals, ~ 
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J, PACKAGI: 
area of pr concern to this contract, 
tention t o  VelOp an airborne pac 
employed in Future OCS ag Xlcationw. In F 
viously referenced (MCR-6 8 -360) was perfo 
this end, 
The developmental Batsign whfch has be 
packaging concept, The d e s i  
that various case staer, are readfl t e d ,  Alao, arp 
ment of internal hardware f~ flexfble.  Four;. prlmaqy parts 
Tom the caae: box-wall sectiono printed cfrouft board 
connector/esrnponent structure, baseplate and cover. The 
box-wall section is a welded magnesium alloy stmcturea 
The side-walls of t h i s  structure are groovedJ 8 8  required 
by detail drawing8 f o r  printed circuit aards and any compart- 
ment separations. 
are millad magneslwn alloy details. The baseplate is 
milled alumhum alloy detail. All of these parts were 
black anodized per airborne requirements, 
The connector/component struature and oover 
For the developmental lab  unit, the printed cfruult 
connector employed wae a 100-pin solderable unit manufactured 
by ELCO Oorporatlon. 
all of the 100 pins were usede The external interfacslng 
oomectors which mount in the baaeplate were 50-pin ~)oldez.- 
able  unfts made by Cannon, 
The connector/oomponent struuture and baseplate served 
as the basiccomponents of the internal wiring fixture, That 
ID neceasary oonneotors were mounted on each unit and then, 1 
ursing angle braoketrs, were connected together at 8 fixed 
angle for ease of working and for control of PCB connector 
to external connector wiring, The weight of tha baseplate 
mafntained the unit in a worklng locatfon f o r  t he  technfclan 
eo make the wire terminations, It was found helpful to 
complete a l l  printed circult card connector temnlnations 
first, 
In a couple of usagea all or nearly 
? 
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As has been mentfoned during the  hardwar un.3.t dfseussions, 
three package a i z e ~  w re employed by the OCS dev 
f o r  eaoh type, 
rdware, For purpoaes of this report these 
s d  ELIF) Types A, H and C, Following provide 
A 
B 
c 
4 x 6,25 x 6.82 
9*85 x 6,25 x 6,82 
5*82 x 6,25 x 6.82 
Xn oonjunction with the above c a m  design, a new printed 
o2rcruLt board, called metlal-core YBW developed, The purpose 
of this metal core wa8 to Increase the heat dlssigation of 
the PCB mounted components. Test results on dev 
samp2es indicated a slgnificant improvement, Howeverp I t  i r ~  
poss ib le  that some of the analog circuitry problems encounter- 
ed were due to the increaser of' oagatlltanoe to structure by u8e 
of this board, 
of this consideration.) 
flatpacks, this approach agpeesra to offer a decided advantage, 
(Development tiw did not allow an evaluation 
HoweverS for d i g i t a l  log lc  using 
A t  thde po 
gration anti ~ ~ ~ ~ ~ t ~ o n  2 a  stfelf 3. 
B of definition, Therefore, much of 
anticipatory in nature, 
The OCB hardwa is ~onulscted to the SCS test points 
vfa tes t  cable(a), I n  order  to reach a l l  SCS t e s  
it is neceeaary tha SCS end of the %@st cab1 
moved from one corm to mother. QCS e x t e r n  
face oonnectors are 541 and J42 for W U  switch polnta  an8 
Y43 and SSU swltoh points, SCS external interf 'aca connea- 
tops are J1 fo r  stimulus t e s t  points and J2# 53 and J4 f o r  
measurement test  points, 
The lntsgration conoentrates on the a t t l t u d e  Qyro 
Stabilization t e s t ,  the Rate Gyro Stabilization teat and 
thed At t l t uds  Gyro CouplZng UnSt/A Gyro Acaslero- 
meter Assembly t es t ,  In all teat ont ro l  circruita 
are esxerclsed by the OCS and the BCS operation monitored 
by the,OCS, SuffZcfesnt t e a t  po ln t s  are rnonitomd t o  
verify oorreot operation, 
Particmlar emphasis a t  thlls stage I s  placed on the 
wr~ttlng of st?QUences and the  ffeotiveness of TOOL, 
During construction of th 8 requfred for 
the above testlng several refineanenta l o r  TOOL wem pwsued. 
The DXSPLAY element CurPentlg olearE3 the scr 
the elmsnt is 
i B  wri t t en ,  It 
the optSon of not s t o  
value in II data 
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d ~ v ~ l o p ~ ~ ~ t  
xecution, For 3inRtan 
e-alfoaate reBoUFC(Js  
This dis~usrsion I s  pre 
A concern during w r ~ t ~ ~ ~  the statue monltoF sequ 
that of' the OCS status rnonetoss ghillosophy, This 
phy plaoes maximum emphasis on statua compresaion an8 
nimal operator  Intervention, The concern Involvers the 
desire t o  display status rsummarle on the  dlsplay rather than. 
a sequence oriented rjummary. Mor Investfgatlon is neceztwary 
In t h i s  area to evaluate this philosophy, 
next section on recommendations, 
Results qf the, OCS/SCS integration are itemlzed en the  
JV, RECO DATIOWS 
The grevioue partn of Section I1 and I11 hav 
lopmental rpet3ults and valuationa of the OCS 
Recommendatlonu f o r  area6 of chan e and areaa of 
d In  any f o l l o  
below, 
CS look l i k e ?  
It ha8 become evident that no alngl ts  standard data  
Ilandllng technique can optfmally satisfy a l l  subsyatern 
checkout requirements, 
As a result of requirements analysis dono on the Apollo, 
Skylab Shut tl and Statfon it does appear that a 
feastble systems approach is a hybrid of at least three 
technLques, 
The first technique i s  the technZque developed on OC3 , 
utilizing data on a oomputer demand basis with remotely 
located stlxnu2us and measurement u n i t s .  Closely 
coupled precision stimulus and measurement data 
requlrements are bes t  handled by this tcechnigue. 
The second technique is the Data Buf fe r  teahnique 
utlllzing remote multiplexors and 8 central data Quffer 
with memory map to allow automatioally flagging oqt 
of limits parametem and aignfficantly changed para- 
meters wlthout compubr intervention, Statw monltop 
data and parameters with low pate of change are 
best handled by this technique, 
The third technique 2s the mcltro proces 
which provides a spec ia l  purpose capabllity t o  handle 
high speed data, sptsefal pose grocesslng algorithms, 
and in general those? ~ e q u  enta which oannot be 
handled by the! other two techniques, Th18 is Bometi 
referred to as built-In-teet, Micro procetseorfs am 
often referred to aB special-purpose computers. 
A total. checkout aylstern uld utilize all thre 
tecfiniqueer, On of a subsystem ches 
qufranents an to catagorize the 
t a  into the t m 
nfng question 1 
oces8ome Xndf 
ch, a data 
a r e  necessam fn order  t o  estiablls 
ques and t r adeof f s ,  Two areas of focused In te res t  
are the data bus and the computer system, 
There a m  many approaches to fnvestfgate 
buse Popular coneepts ar mult ip lexer  f o  
tlme alots, par ty  l i n e  with each eontpoll 
access ,  a s e t  of  buses wlth varying capab 
t h a n  one standard.  s t c ,  
The need for a n u l t f p r o c e s m r  computer s y s t  
a l ready been es tab l i shed .  Techniques must  be! 
developed t o  opt imal ly  a l l o c a t e  system r e s o u m t s ,  
Some o f  the many technfques whfch must  be s t u d i e d  
a r e  dynamic memorpy a l loca t ion ,  da t a  f i l i n g  s t r u c t u r e s ,  
CPU a l l o c a t i o n ,  fa21 opera t iona l ,  and e t c .  
The following paragraphs r e l a t e  t o  the OCS u n i t s  
devel.oped, 
Airborne D f E i t a l  Computer (ADC)  
. Improved program re loca t lon  hardware 
Expanded p r i o r i t y  i n t e r r u p t  capab i l i t y  
A subset of  i n s t r u c t i o n s  f o r  real-t ime 
( s t a c k  manipulation, memory t o  memory o p s )  
Modular a r c h i t e c t u r e  f o r  multiprocessor 
approach including memorles and I / O  channels 
Features  f o r  channel device-controller debug 
Typewriter compatfble feel alphanumeric keyboard 
Plasma. dlaglay with sel of characters 
Improvements in th Brecs Electron Source f o r  
plasma ignitio 
Mlcrodata a sembly with more development on lens, 
film gate and light source, 
Data Interuhange and Control Unit (DIACU) 
The comment applies to all units but in specific 
the DIACU. 
thick fllm oirouits 
Implement with LSI l o g i c  or hybrid 
Power Conditioning and Data Control Module (PC/DCM) 
e MSI of data control module, Thfs package would 
include isolation transformer 
e Better isolation technlque for power uonditioning 
such 88 Isolatlon of switching circuitry more 
ideal ground path, and reduction in signal paths 
to reduce induotlve effectrs 
Stimulus Qenerator Unit ( S G U ~  
, A packaging approach with minimal parasitic 
capacitance in sensltlve areas, 
The output leads from the final drive atage 
of the output amplifier were long and passed through 8 
connector t o  permit heat sink mounting of the 
final stage transistors, The feedback loop should 
be cloaed through the same connector. ThiB would 
Improve the rise "c@ considerably, 
A requcllrement y s l s  to det mine if the MU 
bandwidth can duoed, Thi8 would allow rslgnl- 
ficrant s l z s  r on in the s%gnal condftlonlng 
circul t r y ,  
Further development of th peak detector to 
reduce noise susceptibflity, 
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,, lnvestigatfon of ways to reduce s lze ,  such as 
elimination of Bhislded wire in the backplane 
wiring 
Convert the l og fc  to HSS o r  LSI 
e Review the switching requirements and conduct a 
new Industpy search to determine th 
design approach for the switch, 
Convert the log ic  to MSX or LSI, 
Attempt to eliminate the shielded switch 1/0 
wiring within the unlt. 
Software 
In order to reduce core memory requirements In- 
vestigate a d i s k  overlay scheme, 
Modify the DISPLAY element to allow display without 
erasing previous displays and without halting test 
sequence execution. 
Modify the DELAY element to permit Endirection of 
the dealy value from a data cell. 
Add the following elements 
1, Print - hardcopy OS test results 
2. Record - data on magnetic tape 
3* F l l e  - data on dlkk storage 
Investigate elements to parnit processing of data 
arrays f o r  taska such as trend analysis and statistical 
manipulation, 
Investigate an element to provide graphic display 
aapabllity, 
Investigate implementing TOOL wfth a common hltgh 
l s v e l  language isuch as PL-I, 
Investigate the TOOL hieparchy of element, sequenaep 
and taak, etc,, to determine their execution constraints. 
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